UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
303 Views
Registered: ‎02-05-2014

Delaying the External I/O clock in Zynq 7000 PL

Jump to solution

WhatsApp Image 2019-06-27 at 4.23.43 PM.jpegRequired data Wave from clock

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
229 Views
Registered: ‎03-16-2017

Re: Delaying the External I/O clock in Zynq 7000 PL

Jump to solution

hi @lokeshwarangenn , 

 

Do you have further queries on this thread?

Else, close the thread by marking it as accepted solution. 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

0 Kudos
3 Replies
Adventurer
Adventurer
295 Views
Registered: ‎02-05-2014

Re: Delaying the External I/O clock in Zynq 7000 PL

Jump to solution

Hi All ,

I have one external clock to Zynq 7000 (PL)   from some image sesnor which is nearly 200 Mhz .with respect to same clock the sensor provides digital O/P for every pixels .Here attacehd photo have I/P Clock of 200Mhz(5ns)  to FPGA Ffrom sensor .DATA signal is coming from sensor as well .I need to make 1ns Delay of the input clock in FPGA HDL or Macro which is available in Vivado 2017.4.I need a Delayed clock as like in picture .Please any one suggest me the solutions fro this .Can I use the IODELAY2/3 for this kind of requirements .

     

0 Kudos
Moderator
Moderator
262 Views
Registered: ‎03-16-2017

Re: Delaying the External I/O clock in Zynq 7000 PL

Jump to solution

Hi @lokeshwarangenn ,

You can use the  MMCM (Mixed Mode Clock Manager) to phase shift a clock signal, either by a fixed fraction of a clock period or by incremental amounts. Check for more info. on it. https://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf

IODELAY primitives are preffered to delay the data signals.

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
0 Kudos
Moderator
Moderator
230 Views
Registered: ‎03-16-2017

Re: Delaying the External I/O clock in Zynq 7000 PL

Jump to solution

hi @lokeshwarangenn , 

 

Do you have further queries on this thread?

Else, close the thread by marking it as accepted solution. 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

0 Kudos