UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor hitwhsrzzzz
Visitor
212 Views
Registered: ‎07-10-2019

FPGA mips frame CPU

Hello, we are new to FPGA, use mips to make a cpu architecture, form instructions, write programs in assembly language to complete functions, vivado function simulation is successful, but timing simulation, the input instructions change from 32 bits to 30 bits, and High impedance is present, please ask the reason and solution.

function.PNG
time.PNG
0 Kudos
1 Reply
167 Views
Registered: ‎06-21-2017

Re: FPGA mips frame CPU

Look in your synthesis and implimentaion reports.  Did any of the instr signals get trimmed?  If so, the simulator cannot show them.

0 Kudos