cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
alienchang
Visitor
Visitor
9,868 Views
Registered: ‎02-04-2009

How to constraint OFFSET OUT?

Some OFFSET constraints confused me...

Could someone help me...?

(ISE10.1 Viretex5)

Thank you~

 

1.

From the xilinx's white paper I found that only external clock could be used in OFFSET constraints.

But if I want to constraint some FF(clocked by DCM's output, maybe x2 x1/2 or some value) to some PAD(output port) delay as 5.3ns.

How do I constraint my "OFFSET out" for that PAD?

It doesn't make sense if I use clock input pad.

Because the clock's frequency of that FF is different from clock input pad.

I shouldn't use the clock input pad to check that path's timing...

 

2.

If one output port's fanin cone comes from <i> input port (constrained by OFFSET IN) <ii> some FFs (constrained by PERIOD).

How do I constraint that output port to let ISE can analyze these two paths?

Does OFFSET OUT only cover FFs to PAD  ? => I will lost paths : Input PAD to OUTput PAD.

 

Thank you very much!!!!

Alien

 

0 Kudos
4 Replies
jared.chen
Participant
Participant
9,841 Views
Registered: ‎05-12-2008

Hello Alien,

1. OFFSET OUT are usually used in System-Synchronous design,  so the reference clock is the external clock on the Pad.

    In your situation, I think you can force the output register into the IOB, this would get minimum output delay. Another method is use From TO constraint.

2. You also can analyze the PAD to PAD path by using FROM TO constraint.

 

Regards,

Jared

0 Kudos
alienchang
Visitor
Visitor
9,707 Views
Registered: ‎02-04-2009

Hi Jared,

 

What do you mean System-Synchronous?

Does it mean input data and the output data should be forced to IOB and be sampled by external clock on the pad ?

==> So we can set Offset in and out constraints in this situation?

 

And the reference clock of all registers inside FPGA except those in IOB should be driven by BUFG?

 

 

Thank you~

Alien

 

0 Kudos
jared.chen
Participant
Participant
9,699 Views
Registered: ‎05-12-2008

Generally, OFFSET OUT constraint is used to control the setup/hold requirement of the downstream devices. System-Synchronous means the clocks of FPGA and other device comes from a same source and have same phase. If the downstream device has an asynchronous clock, then the OFFSET OUT constraints has no meaning.

0 Kudos
Anonymous
Not applicable
9,677 Views

The clock path analysis for Offset IN/OUT constraints doesn't care for the frequency change. But it considers the phase.

You could see the Clock Arrival Time changes when the phase changes.

 

If both Clk0 and Clk2x (routed on the global network) drives the last level of register inside the FPGA before the data goes out of it, the clock path delay value could be similar. 

0 Kudos