05-07-2015 12:40 PM
I have a question regarding a design which is creating timing violations on the ZC706 board.
I am using the Zynq PS7 IP to generate a 50MHz clock(FCLK_CLK0), converting it to differential clock inputs,and tying these to output pins(AE20 and AD20) which provide input to , and use I2C programming to produce a 312.5MHz clock as the Si5324 jitter attenuated clock, which I source by typing my input pins to AC8 and AC7.
How would I represent the relationship between this 50MHz clock, and the 312.5 MHz clock- Are these to be treated asynchronous because there is no logical connect, but only phyical connect through the Si5324 chip ?
Is there anything I should specif in the constraints to show their relationship ?
05-07-2015 02:08 PM
Let me see if I understand this: you create a 50 MHz clock, that gets used as an input to the board sythensizer, which in turn creates a 312.5 MHz clock.
As that is not a simplke integer relationship (times 25, divide by 4), there is no easilyusable phase relationship between these two clock domains. So I would treat them as asynchronous for any signals crossing between them. That will cause the need to use two stage (or three stage) synchronizers to prevent metastability, or the use of FIFO (BRAM) if sending/receiving data across them.
Worrying about how you might make use of the fact that the two clocks are related (25/4) just hurts my head, and I am not sure how you would be able to constrain the tools in any useful way because it is not a multi-cycle path (for example if it was 6X, going from 50 to 300, you could make a 5 cycle multi-cycle path.
05-07-2015 03:11 PM
Thanks Austin, If I am using an AXI Interconnect IP between the PS7 and the logic which is clocked by the Si5324, doesn't it account for the FIFO/synchronizers, do I still need to create them explicitly?
05-08-2015 07:02 AM
I will let someone who knows more than I reply to that,
As far as I know, AXI uses the PS clock for the HP, GP, or ACP bus in the processor side, so to make it work I beleive you must use that clock as passed through to the programmable logic side.
Look at ug761
05-11-2015 10:07 AM
I have not been succesful configuring the AXI interconnect with asynchronous clocks,Can someone help me with the settings to make it asynchronous ? I couldn't find any, and merely connecting them continues to give the critical warning:
"CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/M00_ACLK' (interface '/axi_interconnect_0/M00_AXI') and '/axi_gpio_0/s_axi_aclk' (interface '/axi_gpio_0/S_AXI') must be connected to the same source "