11-24-2020 11:08 AM
TIMING #43 Warning There is a large inter-clock skew of 5.440 ns between U_top/core/tile/_T_23_reg/C (clocked by FOUTPOSTDIV_clk_wiz_0) and U_top/core/tile/core/csr/_T_42_reg/R (clocked by FOUTPOSTDIV_clk_wiz_0) that results in large hold timing violation(s) of -4.859 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
11-24-2020 01:23 PM
1. More details regarding the failing path are required.
2. An understanding about the failing path is also required.
Please do not make it appear like your comment in the previous post - https://forums.xilinx.com/t5/Timing-Analysis/Setup-Violation/m-p/1177595#M20303
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer has solved your problem