cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
560 Views
Registered: ‎01-24-2018

Timing issue with CMAC IP

 

Hi,

 

I got a setup timing issue in my CMAC design as shown below. 

But I don't understand why. Maybe I need some basic education.

My understanding is, for example path 125, total delay is 2.595ns is less than requirement 3.103ns, this should be ok for setup.

Is here any one can educate me what cause setup violation and how to fix it?

 

setup_violation.png

 

Thank you very much in advance!

0 Kudos
1 Reply
Highlighted
Adventurer
Adventurer
555 Views
Registered: ‎01-24-2018

Re: Timing issue with CMAC IP

 

BTW, the FPGA is xcku5p-ffvb676-1-i.

 

and below is the details of summary and clk path in path125

summary.png

 

summary2.png

 

0 Kudos