UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor sandy_97
Visitor
833 Views
Registered: ‎01-27-2018

zybo video processing

 

How to  write clock constrains from master xdc file.

 

can someone pls explain these two lines,

set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets -of_objects [get_ports sys_clock]]

create_clock -period 9.259 -name hdmi_in_clk_p -waveform {0.000 4.629} [get_ports hdmi_in_clk_p]

 

 

0 Kudos
2 Replies
Scholar hbucher
Scholar
809 Views
Registered: ‎03-22-2016

Re: zybo video processing

@sandy_97  Digilent has a zybo hdmi-in design

https://reference.digilentinc.com/learn/programmable-logic/tutorials/zybo-hdmi-demo/start

I would recommend to get that working on your device and go from there. There are some gotchas to get it working from scratch.

 

 

vitorian.com --- We do this for fun. Always give kudos. Accept as solution if your question was answered.
I will not answer to personal messages - use the forums instead.
0 Kudos
Scholar hbucher
Scholar
726 Views
Registered: ‎03-22-2016

Re: zybo video processing

@sandy_97 Do not change the original question and expect to get answers. People will not see it.

Revert to the original question, close it then open a new post.

vitorian.com --- We do this for fun. Always give kudos. Accept as solution if your question was answered.
I will not answer to personal messages - use the forums instead.
0 Kudos