UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor merlyn
Visitor
118 Views
Registered: ‎07-19-2018

BUG REPORT: Vivado 2018.3 / High Speed Select IO Wizard

Hope this is the correct place to post this...

It seems that when using HSSIO that the generated output hierarchy gets screwed up. synth folder contains file that should be in hdl folder and visa versa. This is a problem because now one must create custom IP to get the HSSIO into the block diagram and it pulls in the wrong files when doing so.

Which leads me to another question... In previous versions of vivado, you could implement the HSSIO module directly into the BD. (https://www.youtube.com/watch?v=DbxcTdP-sMM) Why did this change? 

This video explains how to generate an example IO loopback design using the UltraScale/UltraScale+ native mode High Speed SelectIO wizard. Features of the wizard are explained for both a TX and RX type of interface. An example design is created from a single interface that connects a complementary
0 Kudos