UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
312 Views

Does ADCs in RF SOC chip give data in parallel or through mux?

Jump to solution
Just to confirm, as you can see in attached picture from UG1287, does all 8 ADCs in ZYNQ RF SOC chip give data in parallel or do we need to have channel selection mux? Can we use data of all 8 channels in PL simultaneously?
Capture.PNG
0 Kudos
1 Solution

Accepted Solutions
Scholar u4223374
Scholar
298 Views

Re: Does ADCs in RF SOC chip give data in parallel or through mux?

Jump to solution

As far as I can tell, everything other than the ADCs in that diagram is just implemented in the programmable logic. The channel selection mux is used there (in UG1287) to allow a fairly simple system. This is entirely appropriate as it's just an evaluation kit. Once you get the hang of the RFSoC you're expected to discard the evaluation design and build your own that's more suited to your task, using all eight ADCs in parallel.

2 Replies
Scholar u4223374
Scholar
299 Views

Re: Does ADCs in RF SOC chip give data in parallel or through mux?

Jump to solution

As far as I can tell, everything other than the ADCs in that diagram is just implemented in the programmable logic. The channel selection mux is used there (in UG1287) to allow a fairly simple system. This is entirely appropriate as it's just an evaluation kit. Once you get the hang of the RFSoC you're expected to discard the evaluation design and build your own that's more suited to your task, using all eight ADCs in parallel.

Moderator
Moderator
280 Views

Re: Does ADCs in RF SOC chip give data in parallel or through mux?

Jump to solution
Each ADC chanel has its own AXI streaming interface so you can have independent data paths for each ADC channel. As the previous poster says this is just a design to allow you to evaluate the data converters. This mechanism is to allow storing of ADC data captures to be analysed by the TRD gui.
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos