UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor tjrqlsdl11
Visitor
100 Views
Registered: ‎10-15-2018

about Available PL pin, Zynq Ultrascale+ MpSoc(ZCU104,ZCU102 board)

Jump to solution

Hello 

I am student and new to zynq design and I am curious about available pins PL side 

 In ZCU102 evaluation board user guide, it says "The PS-side memory interface supports a 260-pin DDR4 SODIMM socket J1"

as I understand, DDR interface require 260 pin for each memory module. 

I wonder how to support DDR interface in PL side? there are only 208 pins for HP I/O 

Does PL Side memory use dedicated pin?

And according to ZCU104 Evaluation board user guide, ZCU104 board have SODIMM in PL side like ZCU102's PS side memory

But It do not seem use 260 pins looking at Table 3-4    

Would you please explain this to me? 

Thank you

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
51 Views
Registered: ‎11-28-2016

Re: about Available PL pin, Zynq Ultrascale+ MpSoc(ZCU104,ZCU102 board)

Jump to solution

Hello @tjrqlsdl11 ,

The SODIMM socket is a JEDEC standard installation which has 260 pins as defined by them, but this is made of power pins, ground pins, DDR4 interface signals, SPD signals, and no connect sites.  In application, like depending if you're using an ECC module or if it's a single rank SODIMM, you'll have about 130 active signals going from the FPGA to the SODIMM socket while the rest are those power, ground, SPD, or no connect pins.

Both the ZCU boards use the same standard SODIMM socket which is 260-pins.  In the ZCU102 the PS is connected to the SODIMM and it still uses about 130 active signals going from the FPGA to the socket just like the ZCU104 PL DDR4 SODIMM interface.  Now in the ZCU102 the PL is connected to a single discrete x16 DDR4 component while in the ZCU104 the PS is connected to 4 placements of x16 components to make a 64+bit interface.

I recommend you go through the supported reference designs for both the PS and PL, especially the MIG example designs, on the ZCU104 and ZCU102 since it will make these concepts more clear to understand.  Also here's a link to a Micron SODIMM as a reference:
https://www.micron.com/-/media/documents/.../sodimm/ddr4/atf16c1gx64hz.pdf

UG583 that's linked in my signature goes over DDR4 interface connections which may also help.

1 Reply
Moderator
Moderator
52 Views
Registered: ‎11-28-2016

Re: about Available PL pin, Zynq Ultrascale+ MpSoc(ZCU104,ZCU102 board)

Jump to solution

Hello @tjrqlsdl11 ,

The SODIMM socket is a JEDEC standard installation which has 260 pins as defined by them, but this is made of power pins, ground pins, DDR4 interface signals, SPD signals, and no connect sites.  In application, like depending if you're using an ECC module or if it's a single rank SODIMM, you'll have about 130 active signals going from the FPGA to the SODIMM socket while the rest are those power, ground, SPD, or no connect pins.

Both the ZCU boards use the same standard SODIMM socket which is 260-pins.  In the ZCU102 the PS is connected to the SODIMM and it still uses about 130 active signals going from the FPGA to the socket just like the ZCU104 PL DDR4 SODIMM interface.  Now in the ZCU102 the PL is connected to a single discrete x16 DDR4 component while in the ZCU104 the PS is connected to 4 placements of x16 components to make a 64+bit interface.

I recommend you go through the supported reference designs for both the PS and PL, especially the MIG example designs, on the ZCU104 and ZCU102 since it will make these concepts more clear to understand.  Also here's a link to a Micron SODIMM as a reference:
https://www.micron.com/-/media/documents/.../sodimm/ddr4/atf16c1gx64hz.pdf

UG583 that's linked in my signature goes over DDR4 interface connections which may also help.