cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
3,000 Views
Registered: ‎03-27-2017

GTY Quad Clock Sharing

Jump to solution

Hello, I am trying to perform transceiver clock sharing between 2 quads (such as described on pg. 31 in UG578). These are the options entered into the GTY Transceiver Wizard.

 

GTY(1).png

GTY(2).png

GTY(3).png

After synthesis, I have performed pin-planning to the appropriate transceiver pins for my development board. Is this sufficient for the wizard to configure the clock-sharing? Or are there additional steps I must perform? Thanks!

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
4,495 Views
Registered: ‎06-02-2017

Yes, if you already select QUAD X1Y12 REFCLK0 as the reference clock of Quad X1Y13 in the GT_wizard, the generated code will handle all about clocking-sharing theoretically.

But if you want to confirm it, you can check the generated source code, the ports and attributes about the refclk sharing are all list in the UG578 Page37 Table 2-7.

-------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------------------------------------------------------------------------------------------------

View solution in original post

1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
4,496 Views
Registered: ‎06-02-2017

Yes, if you already select QUAD X1Y12 REFCLK0 as the reference clock of Quad X1Y13 in the GT_wizard, the generated code will handle all about clocking-sharing theoretically.

But if you want to confirm it, you can check the generated source code, the ports and attributes about the refclk sharing are all list in the UG578 Page37 Table 2-7.

-------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------------------------------------------------------------------------------------------------

View solution in original post