01-17-2020 09:26 PM
Hello, I'm working on build a QPSK transmitter by ZCU111 board.
Now, I'm a layman to use the RF data converter IP core.
I refer the SDK's rfdc_v5_0/xrfdc_read_write_example.c And I find that this example only show how to configure the IP.
I think I need a tutorial to teach me that use AXI-Stream to send data to RFdc.
Thanks : )
01-17-2020 10:26 PM
To start with please refer the product guide for Data coneverter IP
The next step is to check the example design section in the product guide. After configure the IP as per your requirement , Generate the example design and see how AXI4 stream interface works.
The complete example design can be opened as a separate project by right-clicking the core in the project hierarchy after it has been customized using the IP catalog. Right-click the .xci file in the Design Sources hierarchy in the Sources window and select Open IP Example Design. This opens a new Vivado® IP integrator project in a new window with a complete RF Data Converter IP example design.
01-17-2020 11:23 PM
Thank you for your reply.
I have read the pg269 and checkout the Vivado IP example design. The example design don't connect with the PS
When I try connect the s_axi with the PS(fig 2), there are some errors(fig 3).
01-19-2020 12:16 AM - edited 01-19-2020 12:17 AM
Yes, as you can see that, example design doesn't include the processor. DAC source module is used for feeding the data to DAC.
You can add the processor yourself and please be noted that dac1_axi_clk is DAC's fabric clock and it shoul d be driven by the same clock source from DAC reference clock. So I recommend you use the clock output from RFSoC IP "clk_dac1" to drive this clock.
06-21-2021 04:58 PM
Hi @artisticzhao, I'm in the same boat as you, I added the Zynq, but in my case, I enabled all DAC and all ADC, and now I'm trying to drive with my own RTL, however, I control and feed/fetch these units using the ARM and the PL-DDR4, and this is where quite a few problems showed up, like I tried to use an ILA and that is when I discovered that there was no clock coming out of the DAC, for example, because once I tried to read the ILA, on he manager screen on vivado it complained of no clock being driven and I connected it to the clock from the dac0_clk, passing into a clk_wizard to pump it to 500 MHz, but it didn't seem to have worked.
Let me know if you had any success on this since I'm working on getting my own design to work in this platform instead of the example design since it seems is the only design anyone knows how to make work on the RF devices