cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
539 Views
Registered: ‎06-02-2019

Loopback using Petalinux and RF DC Evaluation - ZCU111

Hi,

Currently, I am doing a Loopback using Petalinux and RF DC Evaluation Tools in ZCU111. Here is my procedure:

In Windows, I modified MTS design using BRAM and generated the bitstream; download to ZCU111 and export to SDK; create SDK application in C and verify with a Spectrum Analyser.

Luckily, everything is fine.

In Ubuntu,

1. Sourcing the Petalinux tool
2. Copy my design (name is chirp_signal_mts) into rdf0476-zcu111-rf-dc-eval-tool-2019-1/pl folder
3. Create new Petalinux project

% cd rdf0476-zcu111-rf-dc-eval-tool-2019-1/pl/chirp_signal_mts/
% petalinux-create --type project --template zynqMP --name zcu111_peta

4. Configure the PetaLinux project

% cd test_8adc_8dac_mts.sdk/
% petalinux-config --get-hw-description ../rdf0476-zcu111-rf-dc-eval-tool-2019-1/pl/chirp_signal_mts/test_8adc_8dac_mts.sdk
     i. Enable "FPGA Manager".
     ii. In "Specify hw directory path", add path to hdf pl/chirp_signal_mts/test_8adc_8dac_mts.sdk
     iii. Save and Exit.
% petalinux-config -c rootfs
% petalinux-config -c kernel


5. Build all Linux image components along with Evaluation Tool application

% petalinux-build

6. Generate bitstream in bin format

% bootgen -image bitstream.bif -arch zynqmp -process_bitstream bin

7. Create a boot image (BOOT.BIN) including FSBL, ATF, PMUFW, and u-boot:

% cd images/linux/
% petalinux-package --boot --fsbl zynqmp_fsbl.elf --fpga system_wrapper.bit --uboot --force

8. Copy the pl.dtbo; design_1_wrapper.bit.bin; BOOT.bin; image.ub; and autostart.sh to the sd card

Finally, I got the SD card with the contents like the following picture with pl.dtbo; design_1_wrapper.bit.bin inside chirp_signal_mts folder

Screenshot from 2020-07-02 18-39-00.png

 

 

 

 

 

 

 

 

 

 

But when I tried to boot with the RF DC Evaluation tool, I did not see my design in the menu of the RF DC Evaluation tool (just only 3 references examples)

Could someone please provide any pointers or support.

Thank you

Regards

0 Kudos
7 Replies
Highlighted
Contributor
Contributor
447 Views
Registered: ‎06-02-2019

No one can help?

0 Kudos
Highlighted
Moderator
Moderator
384 Views
Registered: ‎04-18-2011

We can't fully support this request.  I have never added an extra PL design to the SD card images. 

It should work but I don't know if the infrastructure exists in the GUI to load something other than the 3 designs. 

Let me check it. 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
Contributor
Contributor
363 Views
Registered: ‎06-02-2019

Thank @klumsde

0 Kudos
Highlighted
Moderator
Moderator
334 Views
Registered: ‎04-18-2011

I would try replace the current MTS design with your new image, this is the safest.

There is no mechanism to tell the GUI how many designs there are and what they are called, like it is done for the external clock settings.

If you do modify the setbitsream and getbitstream command to add your design, I don’t know how the GUI will re-act to an out of bound value in the “get”, and it will never send the “set”. So it is safer to replace the MTS design with your own.

 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Highlighted
Contributor
Contributor
301 Views
Registered: ‎06-02-2019

Tried to do with your suggestion this morning, but it doesn't work.

notrfdc6.png

I also verified the files which were created by Petalinux. Compared to the original images in rdf0476-zcu111-rf-dc-eval-tool-2019-1.zip, there is a bit different in the size.

bitmap.png

I think if RF DC Evaluation can solve this problem, it could be a very nice tool for designers

Regards,

0 Kudos
Highlighted
Moderator
Moderator
257 Views
Registered: ‎04-18-2011

And the folder structure and naming convention is matching on the SD card?

What is seen in the UART console when this is happennig?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
Observer
Observer
180 Views
Registered: ‎03-05-2010

Replacing one of the bit files in the provided directories definitely works.  I have not changed the .dtbo file yet.  The filename is hardcoded in data_interface.c as zcu111_rfsoc_trd_wrapper.bit.bin in the 2020.1 version. If you replace the interp / decim filters in the SSR design, you can use the two 1/8 selections to control those gpios from the GUI as an initial test.

Regarding the boot file, I think you may want to use the board support package when generating the boot image:

petalinux-create -t project -s ./xilinx-zcu111-v2020.1-final.bsp

instead of:

petalinux-create --type project --template zynqMP --name zcu111_peta

The zynqMP template might not include rftool and some of the other applications needed by the evaluation tool gui.

James