UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor richardb
Visitor
2,089 Views
Registered: ‎07-18-2018

RF SOC ADC latency

I would  like to know the RFSOC ADC latency

0 Kudos
8 Replies
Moderator
Moderator
2,046 Views
Registered: ‎04-18-2011

Re: RF SOC ADC latency

Hi @richardb

 

RF ADC and DAC latency depends on the configuration of the block. 

 

The DDC in the ADC has a mixer, Decimation and Quadrature modulator correction block as well as a dual clock FIFO for passing data from the tile to the fabric. 

The DUC in the DAC has a dual clock FIFO, interpolation, Mixer and a QMC. 

Any or all of these can be bypassed. 

 

Keith 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Visitor richardb
Visitor
2,037 Views
Registered: ‎07-18-2018

Re: RF SOC ADC latency

HI Keith.

 

Then I would like to know the latency of the ADC and DAC only, when everything else is bypassed (Decimation, mixer, etc.)

 

Thanks

0 Kudos
Moderator
Moderator
2,019 Views
Registered: ‎04-18-2011

Re: RF SOC ADC latency

I'll have to check on what can be shared. 

this is not in the documentation at present. 

 

Keith 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Newbie jnovak
Newbie
1,965 Views
Registered: ‎07-27-2018

Re: RF SOC ADC latency

Hello Keith,

I am interested in ADC and DAC latencies (everything else bypassed) as well. Could you provide us at least an approximate value (plus mines 10 ns)?  I would like to buy the kit immediately, but I need the latencies to make a decision - it is not cheap.

 

Thank you  Jiri

 

 

0 Kudos
Highlighted
Observer axel.diewald
Observer
1,894 Views
Registered: ‎08-07-2018

Re: RF SOC ADC latency

Hello,

 

I am also very interested in the answer to this question.

 

Kind regards

Axel

0 Kudos
Observer azad.jalali
Observer
1,393 Views
Registered: ‎10-26-2017

Re: RF SOC ADC latency

Still no answer? This is a potential advantage to the RF SOC architecture so I'm surprised Xilinx isn't advertising it. I'd also like to know before I invest the design time for my application.

0 Kudos
Observer axel.diewald
Observer
1,342 Views
Registered: ‎08-07-2018

Re: RF SOC ADC latency

I have done some simulations and for the Zynq UltraScale+ RF Data Converter IP BLock I get the following latencies:

  • ADC (vin0_01 --> m00_axis): 72 ns
  • DAC (s00_axis --> vout00): 40 ns

 

I can't guarantee the correctness of these values, but I think they give you at least an idea.

Moderator
Moderator
1,317 Views
Registered: ‎04-18-2011

Re: RF SOC ADC latency

In this case the latency depends on how you have the ADC or DAC set up.

It is not characterised as part of our validation.

As a rough estimate from the digital bench:

ADC datapath latency with all the digital features bypassed would be approximately 190 sample clock
Turn everything in the ADC data path 8x Decimation, mixer etc on and you would see maybe 420 sample clocks.

Similarly for the DAC.
Bypass everything you can expect a latency of approximately 160 sample clocks.
Enable all the DUC functionality, inverse-Sinc etc you can expect to see a latency of perhaps 760 sample clocks.

The numbers are just estimates.

If you want to understand the latency of your set up you should consider running a simulation as Axel has done..

The model is bit and cycle accurate. So you could introduce a step in your input to the ADC or DAC and measure how long it takes to make it’s way through the channel.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------