cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
adam_mira
Participant
Participant
219 Views
Registered: ‎01-13-2020

Reading the FPGA temperature simply

Hi,

I am using Vivado 2020.2 and working on Ultrascale based FPGA.

I want to pass on the FPGA's temperature using its built-in SYSMONE1 primitive.

I don't want to hassle with tons of settings I don't need like clocking, DRP, AXI, I2C, and so on like presented in the System management wizard IP.

All I need is an output port containing the most recent temperature read, which automatically updates without any request or command.

The sampling speed and refresh rate are not very important.

Any idea about the simplest way to achieve my goal?

Thank you!

0 Kudos
1 Reply
tenzinc
Moderator
Moderator
174 Views
Registered: ‎09-18-2014

DRP is needed at the basic level to read SYSMON registers including the temperature. You could let SYSMON run under the hood in default mode and read the temperature via JTAG-DRP as Vivado HW manager does. You can run tcl commands like get_hw_sysmon_reg to read temperature like so:

 

set opTemp [get_property TEMPERATURE [lindex [get_hw_sysmons] 0]

 

tenzinc_0-1625764964611.png

 

Other than that you'll need to use one of the interfaces you listed.

 

 

Regards,

T



Don’t forget to reply, kudo, and accept as solution.

Get started FAST with our UltraFAST design methodoly guides and don't forget to visit our Xilinx Design Hubs for additional resources and reference.

If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs

------------------------------------------------------------------------------------------------

0 Kudos