cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
sm2
Visitor
Visitor
402 Views
Registered: ‎05-25-2021

Thermal Resistance XQKU5P-1SFRB784

Jump to solution

Good afternoon.

I would like to request the thermal resistance values for XQKU5P-1SFRB784.

* Theta-JC (junction-to package top case)

* Theta-JB (junction-to-board)

* Junction-to-package bottom case, if applicable.

Thank you in advance.

 

0 Kudos
1 Solution

Accepted Solutions
tenzinc
Moderator
Moderator
334 Views
Registered: ‎09-18-2014

These should be documented in UG575 

 

https://www.xilinx.com/support/documentation/user_guides/ug575-ultrascale-pkg-pinout.pdf

 

We also supply thermal models as well if you are intended on performing thermal simulations and would like a prepackaged package thermal model. 

https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/device-models/package-thermal-models/utrascale-plus-fpgas.html

 

Regards,

TC



Don’t forget to reply, kudo, and accept as solution.

Get started FAST with our UltraFAST design methodoly guides and don't forget to visit our Xilinx Design Hubs for additional resources and reference.

If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs

------------------------------------------------------------------------------------------------

View solution in original post

1 Reply
tenzinc
Moderator
Moderator
335 Views
Registered: ‎09-18-2014

These should be documented in UG575 

 

https://www.xilinx.com/support/documentation/user_guides/ug575-ultrascale-pkg-pinout.pdf

 

We also supply thermal models as well if you are intended on performing thermal simulations and would like a prepackaged package thermal model. 

https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/device-models/package-thermal-models/utrascale-plus-fpgas.html

 

Regards,

TC



Don’t forget to reply, kudo, and accept as solution.

Get started FAST with our UltraFAST design methodoly guides and don't forget to visit our Xilinx Design Hubs for additional resources and reference.

If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs

------------------------------------------------------------------------------------------------

View solution in original post