Unable to get rx_bitslip_sync_done from Rx HSSIO IP from Xilinx in Virtex Ultrascle FPGA in simulation
I have to run the LVDS link between 2 FPGAs. For this, I have used the HSSIO wizard from Xilinx IP Manager. As I am not receiving the CLK on the Rx side (Async Data Capture), I thought of using the in-built training & bit slip functionality of the HSSIO wizard configured in Async data capture mode for the Rx.
I am running Tx at 8:1 serialization and Rx at 1:4 deserialization. I forced "0x2C" as a training pattern on the data from fabric(parallel data) from the Tx side. On the receiver, however, I am not able to get rx_bitslip_sync_done to indicate that the training pattern is received. It remains zero.
Any idea as to how the "start bit slip" pin has to be used in order to get the status of training?
And is this pin active low or active high?
Also, when do we have to assert/de-assert this pin (some dependency on reset)?