UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
7,915 Views
Registered: ‎12-03-2013

Xilinx UltraScale and UltraScale+ Power Supply Sequencing

Hi,

 

DS923 page 9 and DS922 page 8 shows the that the FPGA has a recommended power on and power off sequencing.

 

I would like to know, is it mandatory to have the power off sequence for the FPGA? Please confirm.

 

Regards

Ayusman

0 Kudos
7 Replies
Scholar austin
Scholar
7,892 Views
Registered: ‎02-27-2008

Re: Xilinx UltraScale and UltraScale+ Power Supply Sequencing

a,

 

No, it is not.  However, we test every part to these conditions.  The other conditions are all characterized (verified to not be an issue).  Only sequences specifically called out as "do not use" are prohibited.  Last time I checked, I did not see anything like that in the data sheet.  Please check the latest data sheet.  If it is called out NOT to use, the do not use it.  Otherwise, it is OK.

Austin Lesea
Principal Engineer
Xilinx San Jose
Teacher muzaffer
Teacher
7,881 Views
Registered: ‎03-31-2012

Re: Xilinx UltraScale and UltraScale+ Power Supply Sequencing

@austin: thanks for this reply. It is nice to have the gospel from the source.
- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos
Adventurer
Adventurer
7,789 Views
Registered: ‎12-03-2013

Re: Xilinx UltraScale and UltraScale+ Power Supply Sequencing

Hi Austin,

 

Thanks for the confirmation on power off sequence not being mandatory.

 

Regards

Ayusman

 

0 Kudos
Explorer
Explorer
7,787 Views
Registered: ‎09-04-2015

Re: Xilinx UltraScale and UltraScale+ Power Supply Sequencing

@austin

 

We have DS923 v1.0 datasheet and there is no specific mention of Power On or Power Off Sequencing as "Do Not Use". Does this mean that it is not mandatory to follow the recommended Power On Sequencing as well? Please clarify.

 

Regards,

Raja

0 Kudos
Scholar austin
Scholar
7,770 Views
Registered: ‎02-27-2008

Re: Xilinx UltraScale and UltraScale+ Power Supply Sequencing

r,

 

If there is no recommended sequence, then you may do what you wish.  However, the production data sheet has always had the sequence we use to test every part, so I would caution you to either get the latest datasheet, or contact your Xilinx or distributor FAE.

 

There is always a recommended sequence.  There may be other sequences that are prohibited.  They are always in the datasheet once the family is in production.  Devices are characterized for both on and off sequencing.  Generally, on all at once, off all at once works.  All at once is defined as all with a few milliseconds of each other achieving >90% of the recommended DC value for on, <10% for off.

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Adventurer
Adventurer
7,740 Views
Registered: ‎12-03-2013

Re: Xilinx UltraScale and UltraScale+ Power Supply Sequencing

Hi Austin,

 

Thanks for the reply.

In the VCU108 EVM, Xilinx has used power supply sequencer IC to control the power on and off sequence.

Due to lack of space on our board, we plan to do only the power on sequencing using Power Good outputs of one IC and connecting them to Enable input of other IC. By doing this, we will only be able to meet the power on and not the power off sequencing. We plan to do this for both UltraScale+ and UltraScale devices.

 

Do you see any issues with this scheme?

 

Regards

Ayusman

0 Kudos
Scholar austin
Scholar
7,734 Views
Registered: ‎02-27-2008

Re: Xilinx UltraScale and UltraScale+ Power Supply Sequencing

a,

 

If you violate any specific requirement, there is no guarantee of operation, reliability.

 

For any specific sequence which violates the datasheet you may ask a Xilinx FAE for its effect.

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos