cancel
Showing results for 
Search instead for 
Did you mean: 
Observer
Observer
421 Views
Registered: ‎03-08-2018

bypass BITSLICE FIFO

Hi all,

Is there any way we can Bypass the FIFO in RX BITSLICE?
I am using SelectIO primitives as native mode and this FIFO is causing additional latency in my design which I do not want(My design is application specific).

Any expert please?

Regards

SC

0 Kudos
5 Replies
Highlighted
Community Manager
Community Manager
367 Views
Registered: ‎08-08-2007

Re: bypass BITSLICE FIFO

Hi @soccerchamp 

Unfortunately it is not supported to Bypass the FIFO in the RX_BITSLICE. 

Sandy

Thanks,
Sandy

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Highlighted
Contributor
Contributor
267 Views
Registered: ‎09-10-2019

Re: bypass BITSLICE FIFO

@sandraoDocumentation not updated as usual.

pg188 v3.5 p.33:

RIU Interface
Enables Register Interface Unit (RIU) for each bytegroup to access internal registers. Every
delay element tap setting can be read with the RIU. Various features, such as clock gating
and Voltage Temperature (VT) tracking, can be disabled. With this option, you can
dynamically change the FIFO usage (for example, from synchronous to asynchronous to full
bypass). It enables the RIU access, but does not add additional logic for RIU access

Highlighted
Community Manager
Community Manager
250 Views
Registered: ‎08-08-2007

Re: bypass BITSLICE FIFO

Hi @alexis_jp 

 

Thanks for the heads up, I just filed a Change Request against PG188 to have the FIFO Bypass reference removed.

 

Thanks,

Sandy

Thanks,
Sandy

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Highlighted
Guide
Guide
216 Views
Registered: ‎01-23-2009

Re: bypass BITSLICE FIFO

I just want to point out that you can use the I/O in component mode, where you have the choice of using the FIFO or not (the FIFO can definitely be disabled in component mode).

Of course, this completely changes the interfaces - there are many features of native mode that aren't available in component mode. Also, the clocking is quite different, requiring that the clock for the interface be on a gc pin, instead of a dbc/qbc pin (although some pins are both).

Avrum

0 Kudos
Highlighted
Contributor
Contributor
204 Views
Registered: ‎09-10-2019

Re: bypass BITSLICE FIFO

@avrumwYou're right, that requires more development tho.

0 Kudos