cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
akhtar2510
Contributor
Contributor
1,057 Views
Registered: ‎09-26-2018

12G-SDI example design

Jump to solution

Hello

I want to receive data from 12G video chip and then process it.

I want to have any example design for UHD-SDI IPCore  but xilinx has not it !!!!

I use Virtex ultrascale evaluation board, VUC108.

please help me

Tags (1)
0 Kudos
Reply
1 Solution

Accepted Solutions
florentw
Moderator
Moderator
978 Views
Registered: ‎11-09-2015

Hi @akhtar2510 

The best way to start is always to start with the example design with the corresponding HW. I recommedn you to contact your FAE to see if he has a board you can borrow.

Then looking at this:

https://forums.xilinx.com/t5/Serial-Transceivers/12Gbps-Data-recieve-has-error/m-p/980248#M4491

It might that the rate is not properly detected. If you have only one clock you need to make sure the core is not looking at the fractional rates.


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
Reply
5 Replies
florentw
Moderator
Moderator
1,044 Views
Registered: ‎11-09-2015

Hi @akhtar2510 ,

What about the xapp1248 I mentioned in the previous thread (https://forums.xilinx.com/t5/Video/SDI-Dta-recieve-problem/m-p/979841#M25603)? This is an example with 12G.

There is no example for GTY but this example should be a good start...


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Reply
akhtar2510
Contributor
Contributor
997 Views
Registered: ‎09-26-2018

Dear

I dont use TB-FMCH-12GSDI Board. I create a test board and dont use sysnc separator and video clock generator. are they important ?

I have one SDI12G Equalizer and one SDI12G Driver and one 148.5MHz Oscillator and one 27 MHz Oscillator. 

please help me 

0 Kudos
Reply
florentw
Moderator
Moderator
979 Views
Registered: ‎11-09-2015

Hi @akhtar2510 

The best way to start is always to start with the example design with the corresponding HW. I recommedn you to contact your FAE to see if he has a board you can borrow.

Then looking at this:

https://forums.xilinx.com/t5/Serial-Transceivers/12Gbps-Data-recieve-has-error/m-p/980248#M4491

It might that the rate is not properly detected. If you have only one clock you need to make sure the core is not looking at the fractional rates.


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
Reply
akhtar2510
Contributor
Contributor
963 Views
Registered: ‎09-26-2018

Dear

I use Example file. It is OK , I send 12Gbps (4K) video to FPGA and it's work very good, FPGA show Video Data and EAV  , SAV and etc. in additional FPGA Make 4K Video and i receive it very well.

Now i want to route Input to Output. I route rx_ds1 to rx_ds8 and rx_ln_ds1 (Line number) to tx port, but i cant receive video.

 please help me

 

joe306
Scholar
Scholar
209 Views
Registered: ‎12-07-2018
Hello, what type of transceivers did you use: GTH or GTY?
Thank you
0 Kudos
Reply