Can 125m clock be deleted in hdmi2.0 4k60 design? We only drew one clk line from si5324
125MHZ DRU clock is only used for low resolution, so if your design is only meant to support 4kp60, the answer is YES.
You can uncheck DRU clock in Video PHY IP GUI
View solution in original post
Would you explain more detail and/or share your block diagram ?