cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
665 Views
Registered: ‎04-11-2019

Looking for reference project for MIPI CSI-2 receiver and Petalinux on ZCU102 or similar board

Jump to solution

Hello Xilinx Community,

 

I am looking forward for reference project for MIPI CSI-2 receiver and Petalinux on ZCU102 or similar evaluation board which could be used as starting point for custom application. There is an example of pg232-mipi-csi2-rx.pdf with bare metal application, but do we have reference project for Petalinux?

 

Especially, I am interested to see HW design in PL, especially, type of DMA used and how this HW design will be translated to device tree and driver part.

 

Any support on reference project is appreciated.

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
636 Views
Registered: ‎03-30-2016

Hello

You may want to check the following URL.
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/45940846/Zynq+UltraScale+MPSoC+Base+TRD+2018.3

Design module 6 should be a good start point.
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/46727215/Zynq+UltraScale+MPSoC+Base+TRD+2018.3+-+Design+Module+6
You need to use Leopard LI-IMX274MIPI-FMC to run this reference design though.

Thanks & regards
Leo

View solution in original post

4 Replies
Highlighted
Xilinx Employee
Xilinx Employee
637 Views
Registered: ‎03-30-2016

Hello

You may want to check the following URL.
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/45940846/Zynq+UltraScale+MPSoC+Base+TRD+2018.3

Design module 6 should be a good start point.
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/46727215/Zynq+UltraScale+MPSoC+Base+TRD+2018.3+-+Design+Module+6
You need to use Leopard LI-IMX274MIPI-FMC to run this reference design though.

Thanks & regards
Leo

View solution in original post

Highlighted
612 Views
Registered: ‎04-11-2019

Hello Leo,

 

Thanks a lot for this reference design. Studied it and I see that here used framebuffer for RAW10.

 

Our camera provides RAW12 and, as I see, framefuffer can not work with this format (only supports 8 and 10 bit), right? Do we have a reference design where video DMA block is used instead of video frame buffer for more flexible camera configurations?

 

Thank you.

 

Regards,

Volodymyr.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
600 Views
Registered: ‎03-30-2016

Hello Volodymyr,

I did not aware of any reference design that fit your usecase. (PG232 Example use VDMA but it is not a Linux application )
Xilinx recommends using the Video Frame Buffer Read and Video Frame Buffer Write
for reading from or writing to memory when using Video IP such as the Video Processing Subsystem.
Your understanding is correct that this module only support 8/10-bits per color component.

Thanks & regards
Leo

0 Kudos
Highlighted
579 Views
Registered: ‎04-11-2019

Hello Leo,

 

finally we succeded to get first images with VDMA and Petalinux.

 

Thank you for your support.

 

Best regards,

Volodymyr.

0 Kudos