cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Surya_Charan
Visitor
Visitor
243 Views
Registered: ‎11-03-2020

Showing IP not found during synthesis but I included it.

Jump to solution

Hi,

I connected the MIPI CSI2 Rx Subsystem IP to  Demosaic, gamma_lut, Video proessing Subsystem and Video frame buffer to connect it to Zynq MPSoC. During synhesis it is showing the below error

[Synth 8-439] module 'INTERFACE_1_v_gamma_lut_0_1_v_gamma_lut' not found ["g:/SandLogic/Fpga/mipi_video_pipeline/mipi_video_pipeline.srcs/sources_1/bd/INTERFACE_1/ip/INTERFACE_1_v_gamma_lut_0_1/synth/INTERFACE_1_v_gamma_lut_0_1.v":185]

here is the block design:

video pipeline.JPG

 

I don't know why it is showing like that. I saw some solutions to it in forum but they are in older version of VIVADO. I want to know it in current version.

   

0 Kudos
Reply
1 Solution

Accepted Solutions
florentw
Moderator
Moderator
227 Views
Registered: ‎11-09-2015

HI @Surya_Charan 

As you are running on windows OS, this is very likely due to the 256-charaters path limit on this OS.

You might want to reduce the path of your project. Few suggestion for that:

  • Put the project directly to the root of g: driver (i.e. remove SandLogic/Fpga)
  • Reduce the name of the project (e.g. mipi_video_pipeline -> mipi_pipe)
  • Reduce the name of the bd (e.g. NTERFACE_1 -> bd_0)
  • Reduce the name of the IPs (e.g. v_gamma_lut_0 -> gl_0)

Alternatively, build the project on a linux machine so you won't have any path length limitation


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

2 Replies
florentw
Moderator
Moderator
228 Views
Registered: ‎11-09-2015

HI @Surya_Charan 

As you are running on windows OS, this is very likely due to the 256-charaters path limit on this OS.

You might want to reduce the path of your project. Few suggestion for that:

  • Put the project directly to the root of g: driver (i.e. remove SandLogic/Fpga)
  • Reduce the name of the project (e.g. mipi_video_pipeline -> mipi_pipe)
  • Reduce the name of the bd (e.g. NTERFACE_1 -> bd_0)
  • Reduce the name of the IPs (e.g. v_gamma_lut_0 -> gl_0)

Alternatively, build the project on a linux machine so you won't have any path length limitation


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

Surya_Charan
Visitor
Visitor
178 Views
Registered: ‎11-03-2020
It worked! thank you!.
0 Kudos
Reply