cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Participant
Participant
579 Views
Registered: ‎03-25-2009

Ultra Zynq Display Port UG1085 Errata ?

Jump to solution

Documentation issue - discrepancies in UG1085 (v1.9) 17 Jan 2019 [current issue] for clarification.

Table 33-23 the last line looks like a cut and paste of the first line with most of the edits missing ...

Confirmation of IO usage would be appreciated, I could guess ...

Regards  Martin

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
544 Views
Registered: ‎11-09-2015

Hi @mjdbishop ,

You are right the table is incorrect. It should be

DPAUX_DATA_OUT           0         27       34     O         dp_aux_data_out           O
DPAUX_HPD                      1         28       35       I         dp_hot_plug_detect         I
DPAUX_DATA_OE              2        29       36      O        dp_aux_data_oe             O
DPAUX_DATA_IN               3        30        37       I        dp_aux_data_in           I

I will pass this to development.

Thank you for repporting this mistake in the UG1085

The best to confirm is to use the Processor Configuration Wizard:

DP.JPG


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
2 Replies
Highlighted
Moderator
Moderator
545 Views
Registered: ‎11-09-2015

Hi @mjdbishop ,

You are right the table is incorrect. It should be

DPAUX_DATA_OUT           0         27       34     O         dp_aux_data_out           O
DPAUX_HPD                      1         28       35       I         dp_hot_plug_detect         I
DPAUX_DATA_OE              2        29       36      O        dp_aux_data_oe             O
DPAUX_DATA_IN               3        30        37       I        dp_aux_data_in           I

I will pass this to development.

Thank you for repporting this mistake in the UG1085

The best to confirm is to use the Processor Configuration Wizard:

DP.JPG


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
Highlighted
Participant
Participant
528 Views
Registered: ‎03-25-2009

Florent

Thank you for confirming / resolving this errata in UG1085.

I note your point that as ever the best way to obtain pinouts etc is from the EDA tools.

Best Regards

Martin