cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
856 Views
Registered: ‎07-15-2019

VDMA configure in Python

Hello, i am trying to configure the AXI VDMA in Python with the overlay of the following design, but i get an error.

 

 

designdesign

 

jupyterjupyter

 

Tags (2)
0 Kudos
7 Replies
kvasantr
Moderator
Moderator
795 Views
Registered: ‎04-12-2017

Hello auto.giannis@gmail.com 

I am not sure what exactly is your development activity here, but this is not something supported or tested by Xilinx itself. What information are you exactly trying to read from .bit file?

Regards

Kunal

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
772 Views
Registered: ‎07-15-2019

I am trying to load the overlay and the bitstream file has the design information.

0 Kudos
florentw
Moderator
Moderator
722 Views
Registered: ‎11-09-2015

HI auto.giannis@gmail.com 

I am not sure how to use the AXI VDMA under python/PYNQ.

However, could it be that the issue is happening because you didn't connect the interrupt signals (s2mm_introut, mm2s_introut)? This might be the root cause looking at the error message.


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
florentw
Moderator
Moderator
681 Views
Registered: ‎11-09-2015

HI auto.giannis@gmail.com 

Did you make any progress on this? It would be great if you could share your findings with the community


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
657 Views
Registered: ‎07-15-2019

I haven't continued this project.

Since i don't need the interrupt signals why should I connect them?

0 Kudos
florentw
Moderator
Moderator
650 Views
Registered: ‎11-09-2015

Hi auto.giannis@gmail.com 

Because I believe that the PYNQ workflow is using linux and the linux driver for the AXI VDMA requires the interrupts to be connected


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
406 Views
Registered: ‎07-15-2019

I created another design where i use a test pattern generator to pass the signal through HDMI on a monitor.

I am trynig to configure VDMA with pynq video library but the monitor is still blank.

design.jpg

jupyter2.jpg

0 Kudos