UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant patcher33
Participant
646 Views
Registered: ‎02-01-2018

2018.2 - DPDMA baremetal example design not working

Jump to solution

Hi,

i'm using 2018.2 dpdma baremetal example, but cannt get the picture. SW prints following:
DPDMA Generic Video Example Test
HPD event .......... ! Connected.
Lane count = 2
Link rate = 20

Starting Training...
! Training succeeded.
DONE!
.......... HPD event
Generating Overlay.....
Successfully ran DPDMA Video Example Test

The monitor Samsung 28UE590 is tested by the linux app on AVNET ultrazed.
Any Ideas what may be wrong with a standalone example?

regards

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
504 Views
Registered: ‎11-09-2015

Re: 2018.2 - DPDMA baremetal example design not working

Jump to solution

HI @patcher33

 

Can you try to set a lower resolution in the application?

 

Regards


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
6 Replies
Scholar watari
Scholar
633 Views
Registered: ‎06-16-2013

Re: 2018.2 - DPDMA baremetal example design not working

Jump to solution

Hi @patcher33

 

Would you try to output 640x480@60Hz ?

This resolution is mandatry for DP.

I think that you can investigate root cause, if possible.

 

Best regards,

 

 

0 Kudos
Moderator
Moderator
628 Views
Registered: ‎11-09-2015

Re: 2018.2 - DPDMA baremetal example design not working

Jump to solution

HI @patcher33,

 

Are you using the same bitstream as for the linux app? If not can you detail on your vivado design? If possible, please share your hdf file

 

Thanks and Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Participant patcher33
Participant
624 Views
Registered: ‎02-01-2018

Re: 2018.2 - DPDMA baremetal example design not working

Jump to solution

Hi @watari,

 

640x480 has the same result - picture is absent.

 

Meanwhile i switched to internal DP TPG as a source channel and can see with the ILA, that hsync/vsync and data will be generated at the dp_video_out . But still - no picture.

 

I tried to reconnect my display by pushing it's button and got two HPD events, but each time the training failed. The full sequence is:

- cold start - training successfull - no picture

- push monitor button

- 2xHPD event - training failed

 

 

DPDMA Generic Video Example Test
HPD event .......... ! Connected.
Lane count =    2
Link rate =     20

Starting Training...
        ! Training succeeded.
DONE!
.......... HPD event
Generating Overlay.....
Successfully ran DPDMA Video Example Test
HPD event .......... ! Disconnected.
.......... HPD event
HPD event .......... ! Connected.
Lane count =    2
Link rate =     20

Starting Training...
        ! Training failed.
Lane count =    2
Link rate =     20

Starting Training...
        ! Training failed.
.......... HPD event

Regards

0 Kudos
Scholar watari
Scholar
616 Views
Registered: ‎06-16-2013

Re: 2018.2 - DPDMA baremetal example design not working

Jump to solution

Hi @patcher33

 

Can you measure HPD pluse width ?

It indicates what DP sink happen.

So, it is helpful to investigate route cause, too.

 

Best regards,

 

0 Kudos
Participant patcher33
Participant
612 Views
Registered: ‎02-01-2018

Re: 2018.2 - DPDMA baremetal example design not working

Jump to solution

Hi @florentw,

 

the linux app is for AVNET UltraZED-EV. It is out-of-box test SD image, the design is not available. But it shows a picture.

 

My tests will be done with the custom HW. This HW was never successfully used with a DP, therefore it may be a signal integrity issue, too. Otherwise the baremetal test reports, that link training was successfull - this means as far as i understand, than the GTR lanes were initialized and the monitor reported lane lock.

 

My HDF is attached.

 

Regards

0 Kudos
Moderator
Moderator
505 Views
Registered: ‎11-09-2015

Re: 2018.2 - DPDMA baremetal example design not working

Jump to solution

HI @patcher33

 

Can you try to set a lower resolution in the application?

 

Regards


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos