UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor hdkamthe
Visitor
6,121 Views
Registered: ‎10-23-2007

Accel DSP is not generating '.edif' file

Hi friends
 
1) My Accel DSP software is not generating ".edif" file after running synthesis.My RTL synthesys tool is XST. and place and root is ISE.
Is this correct ?
 
I m using ISE 9.1 andAccel DSP 9.1 version.
Is there any problem with the path for my xst tool.
Pls help me out to resolve this.
 
2) How can i  download image into an Spartan 3A starter kit.
Is there any way to do so.
 
Thanks
 
Hrishikesh
0 Kudos
1 Reply
Highlighted
Visitor jacobusn
Visitor
6,113 Views
Registered: ‎08-15-2007

Re: Accel DSP is not generating '.edif' file

Hi Hrishikesh

1) XST produces .ngc netlists and not .edif netlists. Look for a .ngc file.
2) There are loads of ways to do this: Run your netlist through ISE's flow and the produced .bit file can be uploaded using the Impact tool. AccelDSP also allows you to run a hardware co-simulation of your AccelDSP design directly from within AccelDSP. There is also the System Generator flow, but more details on that in the User Guides.

Hope it helps,
Cheers
Jaco
0 Kudos