We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Observer ranjeeth.rk
Registered: ‎04-29-2018

Data Integration issue with XIlinx UHDSDI IP example design (Xapp1248)

I am using a Kintex Ultrascale FPGA Board (KCU105) along with a Inrevium 12GSDI FMC card (TB-FMCH-12GSDI) to display 10 bit 1080p and 4K video through SDI. Xilinx UHDSDI example design (xapp1248) is taken as reference to integrate the SDI with my project. When I am integrating the example design with my design, the output is not getting locked (SDI mode lock) properly. The output data keeps coming and going.

We were able to recreate the issue in the Example project (xapp1248). Instead of test pattern, we are passing " free running counter"  as data. The timing signals are same as test pattern. We are getting SDI output in test pattern but when it is replaced with counter, the output link is not stable.

What can cause such an issue?

Tags (3)
0 Kudos
1 Reply
Registered: ‎04-12-2017

Re: Data Integration issue with XIlinx UHDSDI IP example design (Xapp1248)

Hello @ranjeeth.rk,


I have received the design.

I am looking into it and will update you soon about that.


Thank you

Don’t forget to reply, kudo, and accept as solution.