Interlaced video support for these IP cores in Vivado 2015.2
In order to interface PAL encoder to decoder, we are using VTC to generate hsync and vsync signals (as input to Encoder). I understand that the sync signals which come from decoder will be lost in the video pipeline. Hence, I want to know what IP cores (among the ones listed below) support interlaced video. I use Vivado 15.2.
Video In to AXI4-Stream (3.0)
Video Timing controller (6.1)
AXI4-Stream In to Video (3.0)
Are there any issues in the above mentioned cores which were noted and resolved in later versions? (For example in this post)