UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor chenhai
Visitor
5,235 Views
Registered: ‎02-14-2008

Question about FIR compilers in Hardware co-simulation.

Hello all,
 
I am now trying to filter an image with the hardware co-simulation by p2p ethernet.
The FIR filter compilers(1.0-3.1) with 41 coefficients work correctly at the software simulation stage.
However, it do nothing after generating the LIB with system generator and downloading into the FPGA.
Is that any parameter uncorrect? Or is the coefficient  too many?
 
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
5,169 Views
Registered: ‎08-07-2007

Re: Question about FIR compilers in Hardware co-simulation.

You should use the latest version of the FIR Compiler available in System Generator which is v3.1.  The number of coefficients you've chosen is perfectly valid. 

I suspect the problem may be with your hardware co-simulation setup.  You may want to try a basic "pass through" design with a couple registers only to confirm that your hardware co-simaultion is set up properly before moving on to a more complex design.
0 Kudos