UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Moderator
Moderator
2,472 Views
Registered: ‎11-09-2015

Video Beginner Series 6: From AXI4-Stream to Native Video

Introduction

 

 

This Video Beginner Series 6 shows how convert AXI4-Stream video data to Native Video Signals.

 

 

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 

Summary

 

1. Xilinx VTC and AXI4-Stream to Video Out IPs

2. Tutorial - From AXI4-Stream to Native Video

3. What next?

 

 


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
3 Replies
Moderator
Moderator
2,469 Views
Registered: ‎11-09-2015

Video Beginner Series 6: From AXI4-Stream to Native Video - Xilinx VTC and AXI4-Stream to Video Out IPs

Xilinx VTC and AXI4-Stream to Video Out IPs

 

 1.png

The Xilinx LogiCORE™ IP Video Timing Controller (VTC) core is a general purpose video timing generator and detector. It can generates/detects video timing signals (hsync, vsync, hblank, vblank, active_video) for frame sizes up to 8192 x 8192.

 

The Xilinx VTC IP as generator can use preset frame sizes or can include an AXI4-Lite interface to be reprogrammed while running.

 

For information on the Xilinx LogiCORE™ IP Video Timing Controller core, refer to PG016.

The Xilinx LogiCORE™ IP AXI4-Stream to Video Out core is designed to provide a bridge between AXI4-Stream video data to native video.

 

For more information on the Xilinx LogiCORE™ IP AXI4-Stream to Video Out core, refer to PG044.

 

 

 


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
Moderator
Moderator
2,468 Views
Registered: ‎11-09-2015

Video Beginner Series 6: From AXI4-Stream to Native Video - Tutorial - From AXI4-Stream to Native Video

Tutorial - From AXI4-Stream to Native Video

 

Note: This tutorial is intended to be used only with Vivado 2018.1 and only in simulation

 

Build the Vivado project

 

  1. Download the tutorial files and unzip the folder

  2. Open Vivado 2018.1

  3. In the tcl console, cd into the unzipped directory (cd <path>/XVES_0006)

  4. In the tcl console, source the script tcl (source ./create_proj.tcl)
    Note: A valid license for the Test Pattern Generator is required to build the design.

From AXI4-Stream Video Data to Native Video

  1. Open the Block Design (BD) if not opened

  2. To convert the AXI4-Stream video output from the TPG IP to native video, add an AXI4-Stream to Video Out IP
    1. Right click on the BD and click Add IP…
      2.png

    2. Search for video out and double click on AXI4-Stream to Video Out
      3.png

 

  1. Connect the video_in input of the AXI4-Stream to Video Out to the m_axis_video output from the TPG

  2. Connect the aclk and aresetn inputs of the AXI4-Stream to Video Out to the aclk_40MHz and aresetn_0
    4.png
  3. Expend the interface vio_io_out of the AXI4-Stream to Video Out by clicking on the “+” and connect the sub-signals to the corresponding BD outputs
    5.png

Generating the timing signals

The AXI4-Stream to Video Out IP does not generate the timing signals. It designed to be used in parallel with a Video Timing Controller (VTC) IP configured as generator.

  1. Add a Video Timing Controller to the design
    1. Right-click on the BD and click Add IP…
    2. Search for timing and double click on Video Timing Controller to add the IP

For this tutorial, we will use a fixed resolution for the TPG (and the output frame) of 800 x 600 @60Hz.

  1. Double click on the Video Timing Controller to configure it
    1. In the page Detection/Generation
      • Disable Include AXI4-Lite Interface
      • Disable Enable Detection
        6.png

 

  1. Go to the Default/Constant page and select 800x600p for Video Mode and click OK
    7.png

 

  1. Connect clk and resetn inputs of the VTC to aclk_40MHz and aresetn_0 BD inputs and connect the vtiming_out VTC output to the vtiming_in AXI4-Stream to Video Out input.
    8.png

 

  1. Connect the vtg_ce output from the AXI4-Stream to Video Out to to the gen_clken input of the VTC
    9.png

  2. Verify the Block Design (Tools > Validate Design)

  3. Save the BD

Run the simulation

  1. Run the behavioral simulation for 150 ms.

  2. Go to a simulation time around time 90ms. You can see that the AXI4-Stream is getting locked (rising edge of the locked output). This means it is ready to convert the AXI4-Stream video data to Native Video

  3. You can see that after 107ms the AXI4-Stream to Video Out starts to output Native Video
    10.png
  4. Close the simulation and Vivado

 

 


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
Moderator
Moderator
2,446 Views
Registered: ‎11-09-2015

Video Beginner Series 6: From AXI4-Stream to Native Video - What Next?

What Next?

 

 

  • You liked this Video Series?
    • You can give Kudos using the Kudos button  kudos.PNG
    • Make sure you are following the Xilinx Video Series topic to be informed when an new topic is published (Go to the Xilinx Video Series topic > Options > Subscribe)
      subscribe.PNG

 

 

 


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**