UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
1,851 Views
Registered: ‎03-03-2017

Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

Hi, I am using the latest HDMI IP in Vivado/SDK 2017.4 (HDMI 1.4/2.0 Transmitter Subsystem 3.0, Video Phy Controller 2.1) and I am having trouble trying to get the TX block to source HDMI 2.0 4k 60p signals.   When I step into the functions I see that Stream.IsHdmi20 is set to 0 which would tell me that the IP thinks it cannot be an HDMI 2.0 transmitter.

 

Can somebody tell me where this is initially set to 0, and how I can have it changed to 1 when all my hardware is actually HDMI 2.0 compliant?

 

Thanks.

Tim

0 Kudos
9 Replies
Highlighted
Xilinx Employee
Xilinx Employee
1,810 Views
Registered: ‎08-02-2007

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

HDMI TX driver will check if HDMI Sink supports HDMI 2.0, if not, it sets Stream.IsHdmi20 to False.

 

Can you use XV_HdmiTxSs_ShowEdid(&HdmiTxSs);to read out the EDID, please? I can check if HDMI Sink is HDMI 2.0 compliant

1,794 Views
Registered: ‎03-03-2017

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

@xud thanks for the reply.

See below for the EDID I am reading.

 

MFG name : LLP
Number of Segment : 1

Raw data
----------------------------------------------------

---- Segment 0 ----
----------------------------------------------------
00 : 00 FF FF FF FF FF FF 00 31 90 3B 2A 01 01 01 01
10 : 17 18 01 03 80 34 20 78 EA 1E C5 AE 4F 34 B1 26
20 : 0E 50 54 A5 4B 00 81 80 A9 40 D1 C0 71 4F 01 01
30 : 01 01 01 01 01 01 08 E8 00 30 F2 70 5A 80 B0 58
40 : 8A 00 C4 8F 21 00 00 1A 00 00 00 FF 00 46 41 32
50 : 38 30 30 0A 0A 0A 0A 0A 0A 0A 00 00 00 FC 00 46
60 : 41 32 38 30 30 0A 0A 0A 0A 0A 0A 0A 00 00 00 FD
70 : 00 38 4C 1E 51 11 00 0A 20 20 20 20 20 20 01 32
80 : 02 03 43 F3 58 61 90 05 04 60 65 66 03 02 07 16
90 : 01 1F 12 13 14 20 15 11 06 5D 5E 5F 62 23 09 07
A0 : 07 83 01 00 00 E3 05 03 01 E2 0F 71 6E 03 0C 00
B0 : 10 00 38 3D 20 00 80 01 02 03 04 67 D8 5D C4 01
C0 : 78 C0 00 02 3A 80 18 71 38 2D 40 58 2C 45 00 13
D0 : 2B 21 00 00 1E 02 3A 80 18 71 38 2D 40 58 2C 45
E0 : 00 06 44 21 00 00 1E 01 1D 80 18 71 1C 16 20 58
F0 : 2C 25 00 06 44 21 00 00 9E 00 00 00 00 00 00 1D

0 Kudos
Xilinx Employee
Xilinx Employee
1,727 Views
Registered: ‎08-02-2007

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

@tim_severance

 

When I used QD980 tools to parse your EDID, there are some problem with Descriptor 2, 3, 4 section.

 

I got "the element being edited" warning. I don't see this issue in other EDID files.

 

Other than this, the HDMI sink seems to be compliant with HDMI 2.0.

 

What's the model type of your HDMI sink? Can you check if you can upgrade the latest firmware for your HDMI Sink

0 Kudos
Moderator
Moderator
1,673 Views
Registered: ‎11-09-2015

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

Hi @tim_severance,

 

If everything is clear for you on this subject, please kindly mark a reply as solution to close the topic. Else please reply to the topic

 

Thanks and Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
1,665 Views
Registered: ‎03-03-2017

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

@xud,

   The HDMI sink is a Lilliput A12 4k monitor (B&H Photo Link to display).   As far as I know there is no way of upgrading the firmware since there is no USB port.

   I have tried with and without a level translator (PCA9517 with 5V logic on the sink side, 3.3V logic on the FPGA side) where the DDC I2C levels without a level translator are 3.3V logic and both give the same result where I can read the EDID just fine, but when the Xilinx HDMI firmware tries to use the DDC to enable scrambling the HDMI sink NACK's the I2C transaction which prevents 4k 60Hz from working.

   I know it is not a sink problem since the KC-705 running Xilinx example HDMI source design implemented in Vivado 2017.4 works with the sink just fine.

   Any other inputs are appreciated.

Thanks.

Tim

0 Kudos
Xilinx Employee
Xilinx Employee
1,634 Views
Registered: ‎08-02-2007

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

@tim_severance

 

If you believe the issue is related to the scrambler settings, please use XV_HdmiTx_SetScrambler(InstancePtr, (FALSE)); to disable the Scrambler, and then see if it makes difference

 

By default, it’s enabled for HDMI 2.0, disable for HDMI 1.4 

0 Kudos
Moderator
Moderator
1,595 Views
Registered: ‎11-09-2015

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

Hi @tim_severance,

 

Do you have any updates on this topic?

 

Thanks,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
1,577 Views
Registered: ‎03-03-2017

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

@xud,

   I am going to try this in the hdmi TX only example design for the KC-705 (i.e. in SDK it is from v_hdmitxss import examples TxOnly_Microblaze) (see image below).   I cannot find any reference to enabling scrambler anywhere in this code, but since it supports HDMI 2.0 I am assuming it must be enabled somewhere.   Can you possibly help me find the code where it is set so I can make it set to false instead?

 

sdk_txonly_microblaze.png

 

Thanks.

Tim

 

 

0 Kudos
Xilinx Employee
Xilinx Employee
1,571 Views
Registered: ‎08-02-2007

Re: Where is HDMI IP InstancePtr->Stream.IsHdmi20 set?

@tim_severance

 

Please see the screenshot : 

driver_scramble.jpg

0 Kudos