UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie shuaigougou
Newbie
1,630 Views
Registered: ‎11-23-2009

Ask for Help about RapidIO

The chip being used is Vertix5 LX155T.

I use MGT122 for SRIO, the input and output pins of tile1 are conected directly for self loopback test, and those of tile0 are conected with DSP's SRIO.

I use the example programmes, when the LOOPBACK cntrol words are  "010", which means they work in PMA mode ,both tiles work perfectly, but when the LOOPBACK cntrol words become "000", which means they work normally, tile0's signal "port_initialized" stay "0" all the time, that means the rocketio_wrapper hasn't been initialized, however, tile1 works correctly.

So, why the tiles work differently, and how to deal with this situation.

Very thank you!

0 Kudos