UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant kbj1213
Participant
8,881 Views
Registered: ‎08-25-2015

Help : Virtex 5 DDR ll SDRAM Use

Hi,

 

I'm beginer of FPGA control by verilog.

 

I have shed light on led of FPGA by verilog.

 

Now, I'd like to do it using Memory of FPGA.

 

I checked my Virtex 5 XUPV5-LX110T has DDR ll SDRAM.

 

I followed MIG guide file(ug086) and made mig module.

 

But at page 69 of "ug086" file, guide explains how to create design for Xilinx Reference Boards.

 

I don't know anything about what it means. And I tried to do it by choosing Xilinx Reference Boards in MIG Output Options. But there was only one sentence,  "The ML561 has a MIG reference design available. Please refer to the following link for the MIG reference design board files.". 

 

I don't know anything what should I do after making mig module.

 

Could you explain how I could turn on led by Memory in detail?

0 Kudos
4 Replies
Xilinx Employee
Xilinx Employee
8,873 Views
Registered: ‎08-01-2008

Re: Help : Virtex 5 DDR ll SDRAM Use

you can check this guide
http://www.xilinx.com/products/boards/ml505/ml505_12.1/docs/ml505_mig_design_creation.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Xilinx Employee
Xilinx Employee
8,873 Views
Registered: ‎08-01-2008

Re: Help : Virtex 5 DDR ll SDRAM Use

UG199 -  Virtex-5 FPGA ML561 Memory Interfaces Development Board User Guide ( ver1.2.1, 9841 KB ) [PDF]  

This user guide describes the Virtex®-5 FPGA ML561 Memory Interfaces Development Board, which is the heart of the Virtex-5 FPGA ML561 Memory Interfaces Tool Kit. The tool kit provides a complete development platform to interface with external memory devices for designing and verifying applications ...
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Participant kbj1213
Participant
8,868 Views
Registered: ‎08-25-2015

Re: Help : Virtex 5 DDR ll SDRAM Use

Thank you very much.

 

I have seen this data file.

 

But I didn't know what Chipscope does.

 

Could I hear what Chipscope does?

 

And How could I download the program?

0 Kudos
Moderator
Moderator
8,808 Views
Registered: ‎02-16-2010

Re: Help : Virtex 5 DDR ll SDRAM Use

Check ug750
http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug750.pdf
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos