UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor namnninh
Visitor
2,636 Views
Registered: ‎01-05-2010

Virtex 6 : internal error

Hi;

 

 I migrate FPGA code from Virtext 5 (240t) to virtex6 (xc6vsx475t-2ff1156).

 

 I got an error message during Synthesizing:



  Target Device                      : xc6vsx475t-2-ff1156

 

  ...........


Synthesizing Unit <get_cur_block>.

 

   Summary:
    inferred   6 Adder/Subtractor(s).
    inferred 12398 D-type flip-flop(s).
    inferred   9 Comparator(s).
    inferred 1857 Multiplexer(s).

  Unit <get_cur_block> synthesized.

 

 

   "INTERNAL_ERROR:Xst:cmain.c:3464:1.47.6.4 -  Process will terminate."

 

 

 Is there anybody knows what problem it is. 

 

 Any help is appreciated

 

Thanks,

 

NN

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
2,635 Views
Registered: ‎01-03-2008

Re: Virtex 6 : internal error

The user comminity forums won't be able to help you on this.  You need to open a webcase on this issue and in order to debug this you will need to provide your HDL code.
------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos