UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
3,065 Views
Registered: ‎08-31-2008

XUPV2P / Clock Frequency

Jump to solution
 
----------
Khlitoshi
Tags (1)
0 Kudos
1 Solution

Accepted Solutions
Mentor awillen
Mentor
4,024 Views
Registered: ‎11-29-2007

Re: XUPV2P / Clock Frequency

Jump to solution

That depends primarily on your design. However, in practice the maximum frequency of the BRAM and DSP primitives is often a limiting factor. See the respective data sheet for details: Virtex-II Pro / Virtex-II Pro X Complete Data Sheet (All four modules) 

 

 

Adrian



Please google your question before asking it.
If someone answers your question, mark the post with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left).
0 Kudos
1 Reply
Mentor awillen
Mentor
4,025 Views
Registered: ‎11-29-2007

Re: XUPV2P / Clock Frequency

Jump to solution

That depends primarily on your design. However, in practice the maximum frequency of the BRAM and DSP primitives is often a limiting factor. See the respective data sheet for details: Virtex-II Pro / Virtex-II Pro X Complete Data Sheet (All four modules) 

 

 

Adrian



Please google your question before asking it.
If someone answers your question, mark the post with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left).
0 Kudos