UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer mozi87
Observer
518 Views
Registered: ‎05-04-2018

Is it possible to generate a SDAccel RTL kernel from an encrypted RTL IP?

Jump to solution

Hello, everyone.

 

I have a non-encrypted verilog wrapper for RTL IP, but main cores are encrypted.  

Is it possible to generate SDAccel RTL kernel from a verilog RTL IP encrypted by the 3rd party tool such as Synopsis?

 

 

 

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
514 Views
Registered: ‎11-04-2010

Re: Is it possible to generate a SDAccel RTL kernel from an encrypted RTL IP?

Jump to solution

It depends whether the encryped code can be read by Vivado Synthesis.

You can try to synthesize the encrypted code in Vivado synthesis.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

1 Reply
Moderator
Moderator
515 Views
Registered: ‎11-04-2010

Re: Is it possible to generate a SDAccel RTL kernel from an encrypted RTL IP?

Jump to solution

It depends whether the encryped code can be read by Vivado Synthesis.

You can try to synthesize the encrypted code in Vivado synthesis.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post