I am generating two files using promgen, MCS and HEX files. Both are using the same bit stream.(same constraints). When we load FPGA with MCS file, it absolutely works with expected behavior. But with the HEX file, we are observing a violation/variation(might be timing also) in behavior in one of the interfaces. Can you please let me know,what could be the reason, and how can we fix this?