UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Newbie aravindslm
Newbie
9,895 Views
Registered: ‎10-13-2014

Issue with COE file in Xilinix IP Cores

Hi,

 

Currently i am using FIR and BLOCK RAM IP Cores of Xilinx. When i tried to add .coe file to the core it is taking succesfully and it could perform synthesis. When i do re-synthesis it is giving error as "having problem in reading .coe file". The coe files are kept in root location of project folder. 

 

If anyone faced similar problem and resolved, then please let me know the work around.

 

Thanks in advance for your assistance.

 

--Aravind 

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
9,890 Views
Registered: ‎09-20-2012

Re: Issue with COE file in Xilinix IP Cores

Hi @aravindslm

 

Customize the block memory generator IP and click on browse option beside the COE file and located the COE file. Generate the IP and see if it helps.

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
0 Kudos