02-17-2019 11:15 PM
I have been using vivado 2018.2 for implementing my design. The device is xcvu9p-fsgd2104-2L-e that is also used on the VCU1525 board. The resource ultilization (mainly LUT and FF) is very high. The main clock is required to work at more than 600MHz. The clock is generated by the internal MMCM module. The initial clock frequency is 350MHz and will be configured at 600MHz through DRP port after power on. There is the constraint of 1.5 ns period related to this clock in the XDC file. As shown in the figure, the power report shows that the thermal margin is negative. It seems that the estimated power is out of range in which device can work normally.
Why there is this kind of error? Is there the certain limit in using the large scale FPGA? Must I solve this error?
02-17-2019 11:23 PM
02-17-2019 11:42 PM