We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Registered: ‎03-04-2017

Sobel edge detector implementation in HLS

I am trying to implement Sobel based edge detector using HLS (XAPP890). I am using vivado 2018.2 to develop the design. After bit stream generation and SDK implementation it is not showing any error and I am able to see all the comments I put in SDK code using Tera term, but display screen is not turning on for showing any result. I use ILA to debug it, so I am getting change in data at the end of HDMI IN port but after that data stream is showing inactive status. The vivado design is as shown in figure in attached PDF file (which is without using VDMA core). Can any one suggest what are the possible checkpoints I should use to make it work. 

Thanks and regards

0 Kudos