cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
8,294 Views
Registered: ‎01-15-2015

System Generator - DCM in a project - error generating bitstream or hw-in-the-loop

Hellow,

 

I am generating several examples for the students but I have met  with the problem below mentioned.

 

Working on ISE:

1. I have a design of a counter up-down with a DCM. The design works well when are generated on ISE 14.5 and programmed on a Spartan-3E.

 

Working on Simulink-System generator

1. When I work with de design on a Black-Box an simulate, works correctly.

2. If I try to generate a bitstream or a HW-in-the-loop, the error is the next:

 

Xst:2035 - Port <clk> has illegal connections. This port is connected to an input buffer and other components.

 

Thanks

 

Guillermo

0 Kudos
3 Replies
Highlighted
Xilinx Employee
Xilinx Employee
8,288 Views
Registered: ‎08-01-2008

check Hybrid DCM-CE Support option in sysgen user guide
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
8,286 Views
Registered: ‎08-01-2008

its not supported the way you are doing for black box
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Highlighted
Visitor
Visitor
8,268 Views
Registered: ‎01-15-2015

If I understand, I can not work with dcm in system generator?

Should I work with multirate?

 

Thanks.

 

Guillermo

0 Kudos