UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
04-29-2016 02:49 AM
Hellow,
I am generating several examples for the students but I have met with the problem below mentioned.
Working on ISE:
1. I have a design of a counter up-down with a DCM. The design works well when are generated on ISE 14.5 and programmed on a Spartan-3E.
Working on Simulink-System generator
1. When I work with de design on a Black-Box an simulate, works correctly.
2. If I try to generate a bitstream or a HW-in-the-loop, the error is the next:
Xst:2035 - Port <clk> has illegal connections. This port is connected to an input buffer and other components.
Thanks
Guillermo
04-29-2016 03:09 AM
04-29-2016 03:10 AM
04-29-2016 04:30 AM
If I understand, I can not work with dcm in system generator?
Should I work with multirate?
Thanks.
Guillermo