UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
710 Views
Registered: ‎11-18-2017

The difference between Implementation and Synthesize

Jump to solution

I'm new in Vivado and I can't specifically explain the difference between Implementation and Synthesize.

Both of them seems to do the same job.

I would appreciate any comments.

Thanks.

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
698 Views
Registered: ‎01-16-2013

Re: The difference between Implementation and Synthesize

Jump to solution

@kimjaewon

 

Looks like you are very new to Xilinx tools. Synthesis and Implementation doesn't do the same Job. 

Synthesis will convert the RTL code to the netlist. 

Implementation tool will take the netlist as input and does optimization, placement and routing. 

I would suggest you complete the below Design flows tutorial:

 https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug888-vivado-design-flows-overview-tutorial.pdf

Also, check for training material or course:

https://xilinxprod-catalog.netexam.com/

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
1 Reply
Moderator
Moderator
699 Views
Registered: ‎01-16-2013

Re: The difference between Implementation and Synthesize

Jump to solution

@kimjaewon

 

Looks like you are very new to Xilinx tools. Synthesis and Implementation doesn't do the same Job. 

Synthesis will convert the RTL code to the netlist. 

Implementation tool will take the netlist as input and does optimization, placement and routing. 

I would suggest you complete the below Design flows tutorial:

 https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug888-vivado-design-flows-overview-tutorial.pdf

Also, check for training material or course:

https://xilinxprod-catalog.netexam.com/

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------