error clock wrapper in timing analysis

hamza.cherragui · ‎01-15-2015

Hello everyone,

I need your help please.

I use acctuellement XSG for the implementation of a system in a DS5203.
When I run Timing Analysis before implementing the following error message appears:

"Clock wrapper output is missing or corrupt solution"

Anyone know how to solve this problem please ?

aher · ‎01-21-2015

Hi,

are you facing followin error message?

Hardware co-simulation compilation failed. Could not find a clock wrapper instance in the design

if yes, which version of ISE are you using? this is a known issue in ISE 13.2 and is fixed in ISE 14.1 and later versions.

thanks,

Shreyas

----------------------------------------------------------------------------------------------
Try to search answer for your issue in forums or xilinx user guides before you post a new thread.

Kindly note- Please mark the Answer as "Accept as solution" if information provided solves your query.
Give Kudos (star provided in right) to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

hamza.cherragui · ‎02-06-2015

Hi,

Thank you for your reply.
I am using ISE 14.6. In addition I can not use another version since I have a DS5203 FPGA.

What to do please.
Any idea?

mcgett · ‎02-06-2015

You are not using a DS5203 FPGA as this does not exist, but I do think that you are using a DS5203 board from dSPACE that has a Virtex-5 FPGA on it.

Please post the entire error message that was reported by the tools.

------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com

hamza.cherragui · ‎04-09-2015

Hi,

Thank you for your replay,

Error message is:

An error occurred in the build of the Xilinx System Generator. Clock wrapper output is missing or corrupt:
E:\test_perso\ADC_Gestion_xilinx_simulation _RTI\timing\ADC_cw.vhd

??

smyrnol · ‎10-21-2015

Hi! I am facing the same problem! But it seems I've got a sollution: in simulink try to give another name to your FPGA subsystem. Use some very simple name. DON'T USE HYPHENATION SYMBOLS (except of underscore) - ONLY LETTERS. After renaming the FPGA Subsystem go to the Processor Setup Block in the main model and choose the new renamed FPGA subsystem from the list. Restart the Matlab and try again.

Maybe this sollution helps you too.

Good luck,

Alex.