UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
2,787 Views
Registered: ‎09-07-2016

KCU105 micro SD slot / SDIO mux

Hello,

 

we are trying to use the micro SD card slot of the KCU105 from the Ultrascale FPGA. But somehow it is completely undocumented how the "SYSCTLR_SDIO_MUX_SEL" signal is set by the system controller. Our first tests seem to show that it is already set to Low such that the microSD card slot is connected to the system controller and not to the FPGA.

0 Kudos
3 Replies
Adventurer
Adventurer
1,788 Views
Registered: ‎04-25-2014

Re: KCU105 micro SD slot / SDIO mux

BUMP!

 

Please can someone from Xilinx answer this. All I can see that eludes to and answer is figure c-2.

Then something under CONFIG Menu.

 

Wes

0 Kudos
Visitor pramodjb2808
Visitor
1,480 Views
Registered: ‎02-05-2018

Re: KCU105 micro SD slot / SDIO mux

Hi @niap, We too are trying to access SD card from xcku040. We have tried to initialize SD card in SPI mode but SDO pin never goes low. Were you able to access SD card through kintex? How were you able to confirm that SYSCTLR_SDIO_MUX_SEL is 0?
0 Kudos
Contributor
Contributor
1,197 Views
Registered: ‎09-07-2016

Re: KCU105 micro SD slot / SDIO mux

We have managed to use the SD card from the FPGA. The information is intentionally obscured by Xilinx for whatever reason. In order to obtain detailed information you need to contact your Xilinx representative (if you have one).

 

As a quick fix you can toggle the SDIO mux to connect the SD card to the FPGA by using the system controller UART interface. After entering the "Configure UltraScale FPGA" sub-menu point AND going back to the main-menu the mux is toggled and you can access the SD card from the FPGA.

 

 

0 Kudos