I have seen in several documents that the AXI DMA block should be able to be clocked at 200MHz.
However, it is failing timing for me even at 150MHz.
Here is how the IP is configured:
Here are the failing paths:
I have tried enabling phys_opt_design, which improved it a little bit, but still fails.
Thanks in advance.
may be you must used more bigger fpga...