I'm attempting to have AXI DMA with Scatter Gather Engine to driver BRAM.
While my BRAM has 21-bit addressing (2MByte)
DMA address width settings also allow 32-64. I got warning, only lower bits are connect in implementation. So far software seems working fine, don't know if there is something risky I didn't consider.