Latest Tagged

Zynq-7000 EDAC RAM scrubbing - ( ‎10-05-2020 03:38 PM )

by on

0 Replies 193 Views

0

0

Reduce RAM access bus width for U-Boot and Xilinx - ( ‎09-23-2020 03:01 AM )

by on

0 Replies 147 Views

0

0

why UltraScale Memory Resources are 36K? - ( ‎05-14-2020 02:55 AM )

by on Latest post on by

1 Reply 468 Views

0

1

Memory block ram in Vivado - ( ‎04-17-2020 11:44 AM )

by on Latest post on by

5 Replies 918 Views

0

5

Linux memory access using mmap - ( ‎10-30-2019 06:06 AM )

by on Latest post on by

3 Replies 929 Views

0

3

FPGA for 8 CPU cores 8/16/32-bit with 4GB RAM poss... - ( ‎09-14-2019 07:20 PM )

by on Latest post on by

4 Replies 685 Views

0

4

NVRAM - write cycles reached - ( ‎08-16-2019 02:58 AM )

by on Latest post on by

7 Replies 1120 Views

0

7

understanding remoteproc functionality - ( ‎07-11-2019 07:26 AM )

by on Latest post on by

1 Reply 1126 Views

0

1

Write error: no space left on device (Petalinux ro... - ( ‎04-23-2019 09:32 AM )

by on Latest post on by

7 Replies 2335 Views

0

7

ZC702 load uboot and image.ub to RAM from JTAG and... - ( ‎04-23-2019 09:09 AM )

by on Latest post on by

2 Replies 608 Views

0

2

Sharing block ram to another entity vhdl - ( ‎04-10-2019 07:54 AM )

by on Latest post on by

16 Replies 2035 Views

0

16

Re: Architecture_FPGA - ( ‎12-07-2018 02:28 AM )

by on

2 Replies 1310 Views

5

2

Re: generic verilog code for a 256x12 BitWrite mem... - ( ‎10-04-2015 06:38 PM )

by on

0 Replies 8610 Views

1

0

ZYNQ VME 16bit accesses - ( ‎11-29-2018 04:07 AM )

by on Latest post on by

2 Replies 750 Views

0

2

FIFO problem - containing duplicated data - ( ‎11-19-2018 02:41 PM )

by on Latest post on by

1 Reply 665 Views

0

1

Figure Recognition in Zybo (FPGA) - Help - ( ‎02-15-2018 09:23 PM )

by on

0 Replies 713 Views

0

0

How to have access to 200MB of data written by an ... - ( ‎01-24-2018 04:19 AM )

by on Latest post on by

1 Reply 756 Views

0

1

Combination of lwip with adc reading via AXI DMA i... - ( ‎12-29-2017 02:14 AM )

by on Latest post on by

2 Replies 1763 Views

0

2

I am trying to create a ram. - ( ‎09-03-2017 03:40 AM )

by on Latest post on by

2 Replies 1065 Views

0

2

What type of storage unit is better to use in cont... - ( ‎08-22-2017 11:59 PM )

by on Latest post on by

2 Replies 2125 Views

0

2

XC7Z010CLG400 PetaLinux additional HW reqs? - ( ‎08-20-2017 08:50 PM )

by on Latest post on by

1 Reply 1756 Views

0

1

Manage addresses in bram, and get the correct read... - ( ‎06-19-2017 04:03 AM )

by on Latest post on by

1 Reply 2056 Views

0

1

Inferring asymmetric RAM - ( ‎02-28-2017 12:08 AM )

by on Latest post on by

4 Replies 4797 Views

0

4

Re: Implemented two different IPs using 32 and 64 ... - ( ‎02-03-2017 05:04 AM )

by on

2 Replies 4589 Views

0

2

Re: Block RAM byte-write/read issue - ( ‎01-27-2017 04:02 AM )

by on

0 Replies 3815 Views

0

0

Ignoring malformed $readmem task: invalid memory n... - ( ‎12-21-2016 11:27 AM )

by on Latest post on by

1 Reply 5243 Views

0

1

How to Use AXI4 for DDR3 RAM with Target Language ... - ( ‎09-05-2016 09:38 AM )

by on Latest post on by

1 Reply 4756 Views

0

1

Replacing Altera asyncram component using Vivado B... - ( ‎06-07-2016 01:45 PM )

by on Latest post on by

3 Replies 5067 Views

0

3

Issue with COE file in Xilinix IP Cores - ( ‎02-26-2016 12:12 AM )

by on Latest post on by

1 Reply 10099 Views

0

1

Fast BRAM read - ( ‎10-01-2015 05:04 PM )

by on Latest post on by

1 Reply 7146 Views

0

1

Vivado 2014.4 fails synthesis with no error messag... - ( ‎04-01-2015 11:33 PM )

by on Latest post on by

6 Replies 10834 Views

0

6

RAM SPEED? - ( ‎12-12-2014 11:33 AM )

by on Latest post on by

4 Replies 2629 Views

0

4

Store values on RAM - ( ‎10-07-2014 11:58 AM )

by on Latest post on by

11 Replies 13826 Views

0

11

RAM behaviour discrepancy in pre- and post-synthes... - ( ‎07-09-2014 11:39 PM )

by on Latest post on by

5 Replies 3586 Views

0

5

Array synthesized in Xilinx with flipflops - ( ‎05-20-2014 02:57 PM )

by on

0 Replies 4982 Views

0

0

[HDLCompiler 410] Expression has 10 elements ; exp... - ( ‎02-26-2014 08:30 AM )

by on Latest post on by

3 Replies 12501 Views

0

3

Faulty tdp ram synthesis result, on inferred larg... - ( ‎01-15-2014 12:11 AM )

by on Latest post on by

3 Replies 7653 Views

0

3

100Kbit RAM Block in Spartan 3E XC3S250E - ( ‎06-22-2013 08:43 AM )

by on Latest post on by

3 Replies 4377 Views

0

3

Implementation of INIT attribute for RAM16x8s - ( ‎04-25-2013 09:04 AM )

by on Latest post on by

10 Replies 9102 Views

0

10

Placement and routing constraint for RAM16X8S - ( ‎04-24-2013 09:19 AM )

by on Latest post on by

2 Replies 4347 Views

0

2

Problem with "Dual Port Memory Interpolation MAC F... - ( ‎03-25-2013 03:08 AM )

by on Latest post on by

2 Replies 3679 Views

0

2

ISim Warning about violation - ( ‎03-08-2013 02:57 AM )

by on Latest post on by

2 Replies 4215 Views

0

2

Swapping DQ Bytes and Bits within a Byte - ( ‎02-27-2013 12:26 PM )

by on Latest post on by

2 Replies 4776 Views

0

2

memory compatibility with 7z010 CLG225 chip. - ( ‎02-05-2013 08:17 AM )

by on Latest post on by

1 Reply 2463 Views

0

1

Place:1073- Process "Map" failed - Spartan 6 with ... - ( ‎11-14-2012 03:22 AM )

by on Latest post on by

3 Replies 8012 Views

0

3

DDR Data Aquisition - ( ‎11-07-2012 02:03 PM )

by on

0 Replies 2255 Views

0

0

Why does Synplify error out whereas Xilinx XST pas... - ( ‎06-28-2012 01:30 PM )

by on Latest post on by

3 Replies 7193 Views

0

3

How to use built-in RAM blocks? - ( ‎03-17-2011 06:48 AM )

by on Latest post on by

7 Replies 9136 Views

0

7

Bug Report: Memory inferral macro is broken - ( ‎05-20-2010 08:45 AM )

by on

0 Replies 1683 Views

0

0

CoreGEN memory as IP in XPS - ( ‎04-26-2010 12:13 PM )

by on Latest post on by

4 Replies 6264 Views

0

4