Latest Tagged

Re: ADRV9361-Z7035 LVDS to LVTTL conversion - ( ‎10-15-2020 05:46 AM )

by on

0 Replies 485 Views

3

0

Openldi decoder - ( ‎08-20-2020 07:37 PM )

by on

0 Replies 255 Views

0

0

Comparing Spartan-6 & Spartan-7 SDR LVDS RX perfor... - ( ‎07-02-2020 01:34 PM )

by on

0 Replies 280 Views

0

0

Differential output options for HR pin at 1.8V? (... - ( ‎05-18-2020 10:34 AM )

by on Latest post on by

1 Reply 401 Views

0

1

Current of LVDS pins driving high during configura... - ( ‎05-12-2020 08:24 AM )

by on Latest post on by

4 Replies 761 Views

0

4

How to assign RGMII pins in zu11eg? - ( ‎03-24-2020 02:20 AM )

by on Latest post on by

5 Replies 704 Views

0

5

Artix7 LVDS input - ( ‎03-18-2020 03:10 PM )

by on Latest post on by

8 Replies 939 Views

0

8

ZC706 FMC LVDS Output on HPC Connector - ( ‎03-09-2020 03:13 PM )

by on Latest post on by

10 Replies 989 Views

0

10

ADC Data LVDS Deserialization and Axi-Stream - ( ‎01-28-2020 04:35 AM )

by on Latest post on by

11 Replies 1228 Views

1

11

SERDES clock tolerance - ( ‎10-10-2019 03:45 PM )

by on Latest post on by

13 Replies 1386 Views

0

13

LVDS output differential voltage is too high - ( ‎09-10-2019 11:49 AM )

by on Latest post on by

6 Replies 1491 Views

0

6

LVDS SERDES Reference Design - ( ‎07-26-2019 02:41 AM )

by on Latest post on by

1 Reply 699 Views

0

1

XAPP585 TX Issue - ( ‎07-24-2019 07:03 AM )

by on Latest post on by

1 Reply 543 Views

0

1

Re: Delay (890 ns) in OBUFTDS in Kintex UltraScale - ( ‎06-24-2019 07:21 AM )

by on

0 Replies 1147 Views

0

0

Is there any specific pin for clock out? - ( ‎06-21-2019 12:08 AM )

by on Latest post on by

1 Reply 471 Views

0

1

Re: spartan7 power wiring (LVDS 25) - ( ‎06-18-2019 05:13 AM )

by on

0 Replies 495 Views

1

0

Capture and read parellel LVDS data - ( ‎06-04-2019 11:52 PM )

by on Latest post on by

1 Reply 453 Views

0

1

ZYNQ-7000 SGMII on LVDS pins - ( ‎03-28-2019 03:59 PM )

by on Latest post on by

2 Replies 1125 Views

0

2

LVDS DDR ADC output data capture - ( ‎03-18-2019 02:17 PM )

by on Latest post on by

1 Reply 675 Views

0

1

Data Capture LVDS output using High Speed Select I... - ( ‎02-28-2019 11:04 AM )

by on Latest post on by

4 Replies 1099 Views

0

4

Ethernet implementation using LVDS - ( ‎02-04-2019 11:27 PM )

by on

0 Replies 592 Views

0

0

XAPP524 Data Issue - ( ‎11-13-2018 09:18 PM )

by on Latest post on by

6 Replies 1420 Views

0

6

Re: LVDS to DIFF_HSUL_12 - ( ‎10-07-2018 07:54 AM )

by on

1 Reply 935 Views

2

1

Suggestion for Full HD video streaming using FPGA ... - ( ‎02-06-2018 03:11 PM )

by on Latest post on by

5 Replies 1794 Views

0

5

LVDS clock - ( ‎09-22-2018 12:43 PM )

by on Latest post on by

1 Reply 1457 Views

0

1

Spartan 7: can't adjust full range of IDELAYE2 for... - ( ‎08-22-2018 07:09 AM )

by on Latest post on by

5 Replies 1372 Views

0

5

Re: question about lvds clock termination - ( ‎08-20-2018 05:07 AM )

by on

0 Replies 1319 Views

1

0

Spartan 6 Starter kit SP605 FGG484LX45T - LVDS int... - ( ‎01-02-2018 11:52 AM )

by on Latest post on by

2 Replies 1599 Views

0

2

ISERDESE in KU - LVDS interfacing, - ( ‎05-02-2018 03:54 AM )

by on Latest post on by

10 Replies 3188 Views

0

10

Using LVDS to communicate with external systems - ( ‎04-23-2018 11:11 AM )

by on Latest post on by

6 Replies 2648 Views

0

6

LVDS in spartan 6 XC6SLX45, package CSG324 - ( ‎03-05-2018 08:10 PM )

by on Latest post on by

4 Replies 1682 Views

0

4

In search of a Design example using IN_FIFO for DD... - ( ‎01-06-2018 12:14 PM )

by on Latest post on by

2 Replies 1421 Views

1

2

Re: Pin Assignment - ( ‎12-11-2017 11:34 AM )

by on

1 Reply 6585 Views

0

1

Re: Pin Assignment - ( ‎12-11-2017 09:22 PM )

by on

0 Replies 6573 Views

1

0

Zynq-7020: Design and constraints of LVDS DDR inte... - ( ‎11-24-2017 05:05 AM )

by on Latest post on by

5 Replies 3050 Views

0

5

Re: 1G/2.5G PCS/PMA or SGMII v16.0 IP generates id... - ( ‎06-14-2017 07:10 AM )

by on

1 Reply 4895 Views

0

1

I/O range for LVDS pins on FMC - ( ‎06-08-2017 12:59 AM )

by on Latest post on by

5 Replies 3236 Views

0

5

Re: 1G/2.5G PCS/PMA or SGMII v16.0 IP generates id... - ( ‎06-02-2017 02:28 AM )

by on

3 Replies 5045 Views

0

3

1G/2.5G PCS/PMA or SGMII v16.0 IP generates idle p... - ( ‎06-01-2017 06:36 AM )

by on Latest post on by

10 Replies 5114 Views

0

10

1G/2.5G Ethernet PCS/PMA or SGMII v15.1 does not c... - ( ‎04-20-2017 02:37 AM )

by on

0 Replies 2844 Views

0

0

Is there LVDS 1.8V IO support in the XC7Z020 - ( ‎03-06-2017 04:33 AM )

by on Latest post on by

4 Replies 4361 Views

0

4

LVDS sys clock on VC707 - ( ‎04-28-2014 09:11 PM )

by on Latest post on by

7 Replies 7565 Views

0

7

Re: LVDS sys clock on VC707 - ( ‎04-28-2014 09:16 PM )

by on

0 Replies 11184 Views

2

0

Re: LVDS sys clock on VC707 - ( ‎04-28-2014 09:16 PM )

by on

0 Replies 7559 Views

1

0

Re: LVDS sys clock on VC707 - ( ‎04-28-2014 10:41 PM )

by on

0 Replies 7545 Views

0

0

Re: LVDS sys clock on VC707 - ( ‎04-28-2014 10:49 PM )

by on

0 Replies 7543 Views

0

0

Re: LVDS sys clock on VC707 - ( ‎02-24-2017 08:51 AM )

by on

0 Replies 4340 Views

0

0

Configure LVDS Differential Swing in virtex7 - ( ‎11-17-2016 12:15 PM )

by on Latest post on by

1 Reply 4313 Views

0

1

Re: selectio ip in lvds,ddr mode with serializatio... - ( ‎10-12-2016 04:35 AM )

by on

0 Replies 4900 Views

0

0

RGB24 to LVDS signal conversion using FPGA - ( ‎07-14-2016 01:28 PM )

by on Latest post on by

2 Replies 5466 Views

0

2