Latest Tagged

Simulation of SelectIO LVDS SERDES of Zynq FPGA - ( ‎07-20-2021 06:22 PM )

by on

0 Replies 89 Views

0

0

Noise issue on LVDS port.(Kintex7 160T) - ( ‎03-25-2021 11:36 PM )

by on Latest post on by

2 Replies 393 Views

0

2

How to use SelectIO Interface Wizard Core? - ( ‎07-15-2021 03:01 AM )

by on Latest post on by

1 Reply 113 Views

0

1

How to constraint the AXI Ethernet IP - ( ‎05-25-2021 02:57 PM )

by on Latest post on by

2 Replies 387 Views

0

2

Re: ADRV9361-Z7035 LVDS to LVTTL conversion - ( ‎10-15-2020 05:46 AM )

by on

0 Replies 658 Views

3

0

Openldi decoder - ( ‎08-20-2020 07:37 PM )

by on

0 Replies 431 Views

0

0

Comparing Spartan-6 & Spartan-7 SDR LVDS RX perfor... - ( ‎07-02-2020 01:34 PM )

by on

0 Replies 415 Views

0

0

Differential output options for HR pin at 1.8V? (... - ( ‎05-18-2020 10:34 AM )

by on Latest post on by

1 Reply 583 Views

0

1

Current of LVDS pins driving high during configura... - ( ‎05-12-2020 08:24 AM )

by on Latest post on by

4 Replies 1194 Views

0

4

How to assign RGMII pins in zu11eg? - ( ‎03-24-2020 02:20 AM )

by on Latest post on by

5 Replies 971 Views

0

5

Artix7 LVDS input - ( ‎03-18-2020 03:10 PM )

by on Latest post on by

8 Replies 1436 Views

0

8

ZC706 FMC LVDS Output on HPC Connector - ( ‎03-09-2020 03:13 PM )

by on Latest post on by

10 Replies 1261 Views

0

10

ADC Data LVDS Deserialization and Axi-Stream - ( ‎01-28-2020 04:35 AM )

by on Latest post on by

11 Replies 1772 Views

1

11

SERDES clock tolerance - ( ‎10-10-2019 03:45 PM )

by on Latest post on by

13 Replies 1771 Views

0

13

LVDS output differential voltage is too high - ( ‎09-10-2019 11:49 AM )

by on Latest post on by

6 Replies 2294 Views

0

6

LVDS SERDES Reference Design - ( ‎07-26-2019 02:41 AM )

by on Latest post on by

1 Reply 982 Views

0

1

XAPP585 TX Issue - ( ‎07-24-2019 07:03 AM )

by on Latest post on by

1 Reply 647 Views

0

1

Re: Delay (890 ns) in OBUFTDS in Kintex UltraScale - ( ‎06-24-2019 07:21 AM )

by on

0 Replies 1473 Views

0

0

Is there any specific pin for clock out? - ( ‎06-21-2019 12:08 AM )

by on Latest post on by

1 Reply 575 Views

0

1

Re: spartan7 power wiring (LVDS 25) - ( ‎06-18-2019 05:13 AM )

by on

0 Replies 675 Views

1

0

Capture and read parellel LVDS data - ( ‎06-04-2019 11:52 PM )

by on Latest post on by

1 Reply 547 Views

0

1

ZYNQ-7000 SGMII on LVDS pins - ( ‎03-28-2019 03:59 PM )

by on Latest post on by

3 Replies 1553 Views

0

3

LVDS DDR ADC output data capture - ( ‎03-18-2019 02:17 PM )

by on Latest post on by

1 Reply 773 Views

0

1

Data Capture LVDS output using High Speed Select I... - ( ‎02-28-2019 11:04 AM )

by on Latest post on by

4 Replies 1262 Views

0

4

XAPP524 Data Issue - ( ‎11-13-2018 09:18 PM )

by on Latest post on by

6 Replies 1636 Views

0

6

Re: LVDS to DIFF_HSUL_12 - ( ‎10-07-2018 07:54 AM )

by on

1 Reply 1013 Views

2

1

Suggestion for Full HD video streaming using FPGA ... - ( ‎02-06-2018 03:11 PM )

by on Latest post on by

5 Replies 1873 Views

0

5

LVDS clock - ( ‎09-22-2018 12:43 PM )

by on Latest post on by

1 Reply 1792 Views

0

1

Spartan 7: can't adjust full range of IDELAYE2 for... - ( ‎08-22-2018 07:09 AM )

by on Latest post on by

5 Replies 1571 Views

0

5

Re: question about lvds clock termination - ( ‎08-20-2018 05:07 AM )

by on

0 Replies 1498 Views

1

0

Spartan 6 Starter kit SP605 FGG484LX45T - LVDS int... - ( ‎01-02-2018 11:52 AM )

by on Latest post on by

2 Replies 1751 Views

0

2

ISERDESE in KU - LVDS interfacing, - ( ‎05-02-2018 03:54 AM )

by on Latest post on by

10 Replies 3498 Views

0

10

Using LVDS to communicate with external systems - ( ‎04-23-2018 11:11 AM )

by on Latest post on by

6 Replies 2938 Views

0

6

LVDS in spartan 6 XC6SLX45, package CSG324 - ( ‎03-05-2018 08:10 PM )

by on Latest post on by

4 Replies 1765 Views

0

4

In search of a Design example using IN_FIFO for DD... - ( ‎01-06-2018 12:14 PM )

by on Latest post on by

2 Replies 1533 Views

1

2

Re: Pin Assignment - ( ‎12-11-2017 11:34 AM )

by on

1 Reply 7456 Views

0

1

Re: Pin Assignment - ( ‎12-11-2017 09:22 PM )

by on

0 Replies 7444 Views

1

0

Zynq-7020: Design and constraints of LVDS DDR inte... - ( ‎11-24-2017 05:05 AM )

by on Latest post on by

5 Replies 3277 Views

0

5

Re: 1G/2.5G PCS/PMA or SGMII v16.0 IP generates id... - ( ‎06-14-2017 07:10 AM )

by on

1 Reply 5144 Views

0

1

I/O range for LVDS pins on FMC - ( ‎06-08-2017 12:59 AM )

by on Latest post on by

5 Replies 3437 Views

0

5

Re: 1G/2.5G PCS/PMA or SGMII v16.0 IP generates id... - ( ‎06-02-2017 02:28 AM )

by on

3 Replies 5294 Views

0

3

1G/2.5G PCS/PMA or SGMII v16.0 IP generates idle p... - ( ‎06-01-2017 06:36 AM )

by on Latest post on by

10 Replies 5363 Views

0

10

Is there LVDS 1.8V IO support in the XC7Z020 - ( ‎03-06-2017 04:33 AM )

by on Latest post on by

4 Replies 4440 Views

0

4

LVDS sys clock on VC707 - ( ‎04-28-2014 09:11 PM )

by on Latest post on by

7 Replies 7751 Views

0

7

Re: LVDS sys clock on VC707 - ( ‎04-28-2014 09:16 PM )

by on

0 Replies 11370 Views

2

0

Re: LVDS sys clock on VC707 - ( ‎04-28-2014 09:16 PM )

by on

0 Replies 7745 Views

1

0

Re: LVDS sys clock on VC707 - ( ‎04-28-2014 10:41 PM )

by on

0 Replies 7731 Views

0

0

Re: LVDS sys clock on VC707 - ( ‎04-28-2014 10:49 PM )

by on

0 Replies 7729 Views

0

0