Tagging Leaderboards

Top Tagged Posts in "Memory Interfaces and NoC"

Subject

Replies

Author

Kudos

Views

Latest Post

Using MIG Controller get unexpected results - ( ‎12-18-2014 12:27 AM )

5

0

9712

by

ZynqMP UltraScale+ single rank monolithic 16Gb DDR... - ( ‎03-05-2020 06:36 AM )

0

0

268

by

Memory block ram in Vivado - ( ‎04-17-2020 11:44 AM )

5

0

612

by

DDR in Spartan3E-1200k (trenz electronic Industria... - ( ‎08-26-2011 11:41 AM )

6

0

7346

by

mig2.1 ddr2 sdram controller initializaton error ... - ( ‎09-04-2009 12:47 AM )

3

0

6051

by

Spartan3E DDR Control with MIG 3.61 - ( ‎08-25-2011 11:44 PM )

1

0

3487

by

Simulation of DDR2 with ISim - ( ‎03-19-2010 07:39 AM )

0

0

2983

by

Re: MIG read & write latency may cause the HDMI vi... - ( ‎10-10-2017 10:12 AM )

0

0

1851

by

psu_init hangs: PSDDR on a custom board - ( ‎08-15-2019 05:49 AM )

1

0

592

by

Micron DDR4 TwinDie MT40A1G16KNR -075E Zynq Ultras... - ( ‎01-09-2020 12:19 AM )

4

0

683

by

Top Tagged Posts in Community

Subject

Replies

Author

Kudos

Views

Latest Post

Re: OFDM modulator - ( ‎01-23-2009 07:29 AM )

4

0

18880

by

Re: ML507 AD9980 I2C bus - ( ‎08-07-2009 10:34 PM )

1

0

16259

by

Re: ML507 AD9980 I2C bus - ( ‎04-29-2009 02:44 PM )

2

0

16870

by

Xilinx® Training on PCIe Design - ( ‎03-09-2011 01:48 PM )

0

0

11876

by

Xilinx® Training on Connectivity - ( ‎03-09-2011 01:46 PM )

0

2

6683

by

Re: Editing the crtinit.s file "Default C run-time... - ( ‎03-16-2009 04:18 AM )

1

0

10623

by

Re: OFDM simulation - ( ‎03-16-2009 11:49 PM )

3

1

24289

by

OFDM simulation - ( ‎02-09-2009 07:54 AM )

12

1

21586

by

Xilinx® Training on DSP FPGA Design - ( ‎03-09-2011 01:40 PM )

1

4

11210

by

Re: loop iteration limit - ( ‎09-18-2009 05:22 AM )

5

0

17715

by

Top Taggers in "Memory Interfaces and NoC"

Member

Count

Top Taggers in Community

Member

Count